A design method and developments of a low-power and high-resolution multiphase generation system

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 4, 2008, Pages 831-842

  Matsumoto, Akinori ^b   Sakiyama, Shiro ^b   Tokunaga, Yusuke ^b   Morie, Takashi ^b   Dosho, Shiro ^a,b  

^a IEEE

^b PANASONIC CORPORATION   (Japan)

Author keywords

Coupled ring oscillator; Level shifter; Multiphase; Phase locked loop (PLL)

Indexed keywords

ELECTRIC CONNECTORS; ELECTRIC CURRENTS; MOBILE PHONES; MOS DEVICES; PHASE LOCKED LOOPS; TOPOLOGY; VIDEODISKS;

COUPLED RING OSCILLATORS; LEVEL SHIFTERS; PHASE COUPLERS;

OSCILLATORS (ELECTRONIC);

EID: 41549143170     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2008.917567     Document Type: Conference Paper

References (10)

1. Y. Konno, K. Tomioka, Y. Aiba, K. Yamazoe, and B.-S. Song, "A CMOS 1×-to 16 ×-speed DVD write channel IC," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 568-569.
2. J. G. Maneatis and M. A. Horowitz, "Precise delay generation using coupled oscillators," IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1273-1282, Dec. 1993.
3. L. Sun and T. A. Kwansniewski, "A 1.25-GHz 0.35-μm monolithic CMOS PLL based on a multiphase ring oscillator," IEEE J. Solid-State Circuits, vol. 36, no. 6, pp. 910-916, Jun. 2001.
4. J. Kim and M. A. Horowitz, "Adaptive supply serial links with sub-1 -V operation and per-pin clock recovery," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1403-1413, Nov. 2002.
5. F. H. Gebara, J. D. Schaub, A. J. Drake, K. J. Nowka, and R. B. Brown, "A 4.0 GHz 0.18 μm CMOS PLL based on an interpolative oscillator," in Symp. VLSI Circuits Dig. Tech. Papers, 2005, pp. 100-103.
6. S. Dosho, S. Sakiyama, N. Takeda, Y. Tokunaga, and T. Morie, "A PLL for a DVD x 16 write system with 63 output phases and 32 ps resolution," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 2422-2423.
7. A. Matsumoto, S. Sakiyama, Y. Tokunaga, T. Morie, and S. Dosho, "Multiphase-output level shift system used in multiphase PLL for low power application," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2007, pp. 228-229.
8. J.-M. Chou, Y.-T. Hsieh, and J.-T. Wu, "A 125 MHz 8b digital-to-phase converter," in IEEE ISSCC Dig. Tech. Papers, 2003, pp. 436-437.
9. J.-M. Chou, Y.-T. Hsieh, and J.-T. Wu, "Phase averaging and interpolation using resistor strings or resistor rings for multi-phase clock generation," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 5, pp. 984-991, May 2006.
10. Y.-S. Kim et al., "A 40-to-800 MHz locking multi-phase DLL," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 306-307.