-
1
-
-
46049110549
-
Highmobility materials and novel device structures for high performance nanoscale MOSFETs
-
K. Saraswat, C. O. Chui, K. Donghyun, T. Krishnamohan, and A. Pethe, "Highmobility materials and novel device structures for high performance nanoscale MOSFETs," in IEDM Tech. Dig., 2006, pp. 659-662.
-
(2006)
IEDM Tech. Dig.
, pp. 659-662
-
-
Saraswat, K.1
Chui, C.O.2
Donghyun, K.3
Krishnamohan, T.4
Pethe, A.5
-
2
-
-
0036932194
-
High mobility p-channel germanium mosfets with a thin geoxynitride gate dielectric
-
H. L. Shang, H. Okorn-Schmidt, K. K. Chan, M. Copel, J. A. Ott, P. M. Kozlowski, S. E. Steen, S. A. Cordes, H.-S. P. Wong, E. C. Jones, and W. E. Haensch, "High mobility p-channel germanium MOSFETs with a thin Geoxynitride gate dielectric," in IEDM Tech. Dig., 2002, pp. 441-444.
-
(2002)
IEDM Tech. Dig.
, pp. 441-444
-
-
Shang, H.L.1
Okorn-Schmidt, H.2
Chan, K.K.3
Copel, M.4
Ott, J.A.5
Kozlowski, P.M.6
Steen, S.E.7
Cordes, S.A.8
Wong, H.-S.P.9
Jones, E.C.10
Haensch, W.E.11
-
3
-
-
0036923998
-
A sub-400°C germanium mosfet technology with high-k dielectric and metal gate
-
C. O. Chui, H. Kim, D. Chi, B. B. Triplett, P. C. McIntyre, and K. C. Saraswat, "A sub-400°C Germanium MOSFET technology with high-k dielectric and metal gate," in IEDM Tech. Dig., 2002, pp. 437-440.
-
(2002)
IEDM Tech. Dig.
, pp. 437-440
-
-
Chui, C.O.1
Kim, H.2
Chi, D.3
Triplett, B.B.4
McIntyre, P.C.5
Saraswat, K.C.6
-
4
-
-
67049116017
-
Interfaceengineered high-mobility high-k/Ge p-mosfets with 1 nm equivalent oxide thickness
-
Jun.
-
R. L. Xie, T. H. Phung, W. He, M. B. Yu, and C. X. Zhu, "Interfaceengineered high-mobility high-k/Ge p-MOSFETs with 1 nm equivalent oxide thickness," IEEE Trans. Electron. Devices, vol. 56, no. 6, pp. 1330- 1337, Jun. 2009.
-
(2009)
IEEE Trans. Electron. Devices
, vol.56
, Issue.6
, pp. 1330-1337
-
-
Xie, R.L.1
Phung, T.H.2
He, W.3
Yu, M.B.4
Zhu, C.X.5
-
5
-
-
64549141495
-
Record ION/IOFF performance for 65 nm ge pmosfet and novel Si passivation scheme for improved EOT scalability
-
J. Mitard, B. De Jaeger, F. E. Leys, G. Hellings, K. Martens, G. Eneman, D. P. Brunco, R. Loo, J. C. Lin, D. Shamiryan, T. Vandeweyer, G. Winderickx, E. Vrancken, C. H. Yu, K. De Meyer, M. Caymax, L. Pantisano, M. Meuris, M. Heyns, and M. Mitard, "Record ION/IOFF performance for 65 nm Ge pMOSFET and novel Si passivation scheme for improved EOT scalability," in IEDM Tech. Dig., 2008, pp. 873-876.
-
(2008)
IEDM Tech. Dig.
, pp. 873-876
-
-
Mitard, J.1
De Jaeger, B.2
Leys, F.E.3
Hellings, G.4
Martens, K.5
Eneman, G.6
Brunco, D.P.7
Loo, R.8
Lin, J.C.9
Shamiryan, D.10
Vandeweyer, T.11
Winderickx, G.12
Vrancken, E.13
Yu, C.H.14
De Meyer, K.15
Caymax, M.16
Pantisano, L.17
Meuris, M.18
Heyns, M.19
Mitard, M.20
more..
-
6
-
-
50249153531
-
Proof of Ge-interfacing concepts for metal/high-k/Ge CMOS-Ge-intimate material selection and interface conscious process flow
-
T. Takahashi, T. Nishimura, L. Chen, S. Sakata, K. Kita, and A. Toriumi, "Proof of Ge-interfacing concepts for metal/high-k/Ge CMOS-Ge-intimate material selection and interface conscious process flow," in IEDM Tech. Dig., 2007, pp. 697-700.
-
(2007)
IEDM Tech. Dig.
, pp. 697-700
-
-
Takahashi, T.1
Nishimura, T.2
Chen, L.3
Sakata, S.4
Kita, K.5
Toriumi, A.6
-
7
-
-
34547807638
-
3/AlN gate stacks
-
DOI 10.1109/LED.2007.901272
-
3/AlN gate stacks," IEEE Electron Device Lett., vol. 28, no. 8, pp. 746-749, Aug. 2007. (Pubitemid 47242039)
-
(2007)
IEEE Electron Device Letters
, vol.28
, Issue.8
, pp. 746-749
-
-
Ritenour, A.1
Hennessy, J.2
Antoniadis, D.A.3
-
8
-
-
67349203553
-
Ge 100 and 111 N-and P-FETs with high mobility and low-T mobility characterization
-
Apr.
-
D. Kuzum, A. J. Pethe, T. Krishnamohan, and K. C. Saraswat, "Ge (100) and (111) N- and P-FETs with high mobility and low-T mobility characterization," IEEE Trans. Electron. Devices, vol. 56, no. 4, pp. 648-655, Apr. 2009.
-
(2009)
IEEE Trans. Electron. Devices
, vol.56
, Issue.4
, pp. 648-655
-
-
Kuzum, D.1
Pethe, A.J.2
Krishnamohan, T.3
Saraswat, K.C.4
-
9
-
-
12144285893
-
Self-aligned n-channel germanium mosfets with a thin geoxynitride gate dielectric and tungsten gate
-
Mar.
-
H. Shang, K.-L. Lee, P. Kozlowski, C. D'emic, I. Babich, E. Sikorski, M. Ieong, H.-S. P. Wong, K. Guarini, and W. Haensch, "Self-aligned n-channel germanium MOSFETs with a thin Geoxynitride gate dielectric and tungsten gate," IEEE Electron Device Lett., vol. 25, no. 3, pp. 135- 137, Mar. 2004.
-
(2004)
IEEE Electron Device Lett.
, vol.25
, Issue.3
, pp. 135-137
-
-
Shang, H.1
Lee, K.-L.2
Kozlowski, P.3
Demic, C.4
Babich, I.5
Sikorski, E.6
Ieong, M.7
Wong, H.-S.P.8
Guarini, K.9
Haensch, W.10
-
10
-
-
19944393665
-
2 gate stack
-
Technical Digest - IEEE International Electron Devices Meeting, 2004 IEDM (50th Annual Meeting)
-
2gate stack," in IEDM Tech. Dig., 2004, pp. 307-310. (Pubitemid 40928288)
-
(2004)
Technical Digest - International Electron Devices Meeting, IEDM
, pp. 307-310
-
-
Whang, S.J.1
Lee, S.J.2
Gao, F.3
Wu, N.4
Zhu, C.X.5
Pan, J.S.6
Tang, L.J.7
Kwong, D.L.8
-
11
-
-
77952387234
-
Experimental demonstration of high mobility Ge nmos
-
D. Kuzum, T. Krishnamohan, A. Nainani, Y. Sun, P. A. Pianetta, H.-S. P. Wong, and K. C. Saraswat, "Experimental demonstration of high mobility Ge NMOS," in IEDM Tech. Dig., 2009, pp. 1-4.
-
(2009)
IEDM Tech. Dig.
, pp. 1-4
-
-
Kuzum, D.1
Krishnamohan, T.2
Nainani, A.3
Sun, Y.4
Pianetta, P.A.5
Wong, H.-S.P.6
Saraswat, K.C.7
-
13
-
-
77952333907
-
Record-high electron mobility in Ge n-mosfets exceeding si universality
-
C. H. Lee, T. Nishimura, N. Saido, K. Nagashio, K. Kita, and A. Toriumi, "Record-high electron mobility in Ge n-MOSFETs exceeding Si Universality," in IEDM Tech. Dig., 2009, pp. 1-4.
-
(2009)
IEDM Tech. Dig.
, pp. 1-4
-
-
Lee, C.H.1
Nishimura, T.2
Saido, N.3
Nagashio, K.4
Kita, K.5
Toriumi, A.6
-
14
-
-
41749107944
-
Ge-interface engineering with ozone oxidation for low interface-state density
-
DOI 10.1109/LED.2008.918272
-
D. Kuzum, T. Krishnamohan, A. J. Pethe, A. K. Okyay, Y. Oshima, Y. Sun, J. P. McVittie, P. A. Pianetta, P. C. McIntyre, and K. C. Saraswat, "Ge interface engineering with ozone oxidation for low interface state density," IEEE Electron Device Lett., vol. 29, no. 4, pp. 328-330, Apr. 2008. (Pubitemid 351486773)
-
(2008)
IEEE Electron Device Letters
, vol.29
, Issue.4
, pp. 328-330
-
-
Kuzum, D.1
Krishnamohan, T.2
Pethe, A.J.3
Okyay, A.K.4
Oshima, Y.5
Sun, Y.6
McVittie, J.P.7
Pianetta, P.A.8
McIntyre, P.C.9
Saraswat, K.C.10
-
15
-
-
34548230096
-
Effective electrical passivation of Ge 100 for high-k gate dielectric layers using germanium oxide
-
904-1-082 904-3 Aug.
-
A. Delabie, F. Bellenger, M. Houssa, T. Conard, S. V. Elshocht, M. Caymax,M. Heyns, and M. Meuris, "Effective electrical passivation of Ge(100) for high-k gate dielectric layers using germanium oxide," Appl. Phys. Lett., vol. 91, no. 8, pp. 082 904-1-082 904-3, Aug. 2007.
-
(2007)
Appl. Phys. Lett.
, vol.91
, Issue.8
, pp. 82
-
-
Delabie, A.1
Bellenger, F.2
Houssa, M.3
Conard, T.4
Elshocht, S.V.5
Caymax, M.6
Heyns, M.7
Meuris, M.8
-
16
-
-
48249136210
-
2/Ge metal-oxide-semiconductor structures fabricated by thermal oxidation
-
Jul. 104-1-032 104-3
-
2/Ge metal-oxide-semiconductor structures fabricated by thermal oxidation," Appl. Phys. Lett., vol. 93, no. 3, pp. 032 104-1-032 104-3, Jul. 2008.
-
(2008)
Appl. Phys. Lett.
, vol.93
, Issue.3
, pp. 032
-
-
Matsubara, H.1
Sasada, T.2
Takenaka, M.3
Takagi, S.4
-
17
-
-
50249133026
-
2/ surface passivation
-
Aug.504-1-073 504-3
-
2/ surface passivation," Appl. Phys. Lett., vol. 93, no. 7, pp. 073 504-1-073 504-3, Aug. 2008.
-
(2008)
Appl. Phys. Lett.
, vol.93
, Issue.7
, pp. 073
-
-
Xie, R.1
He, W.2
Yu, M.3
Zhu, C.4
-
19
-
-
34548015238
-
Insights on fundamental mechanisms impacting Ge metal oxide semiconductor capacitors with high-k/metal gate stacks
-
Aug.514-1-034 514-8
-
P. Batude, X. Garros, L. Clavelier, C. Le Royer, J. M. Hartmann, V. Loup, P. Besson, L. Vandroux, Y. Campidelli, S. Deleonibus, and F. Boulanger, "Insights on fundamental mechanisms impacting Ge metal oxide semiconductor capacitors with high-k/metal gate stacks," J. Appl. Phys., vol. 102, no. 3, pp. 034 514-1-034 514-8, Aug. 2007.
-
(2007)
J. Appl. Phys.
, vol.102
, Issue.3
, pp. 034
-
-
Batude, P.1
Garros, X.2
Clavelier, L.3
Le Royer, C.4
Hartmann, J.M.5
Loup, V.6
Besson, P.7
Vandroux, L.8
Campidelli, Y.9
Deleonibus, S.10
Boulanger, F.11
-
20
-
-
39749167824
-
On the correct extraction of interface trap density of MOS devices with high-mobility semiconductor substrates
-
DOI 10.1109/TED.2007.912365
-
K. Martens, C. O. Chui, G. Brammertz, B. De Jaeger, D. Kuzum, M. Meuris, M. Heyns, T. Krishnamohan, K. Saraswat, H. E. Maes, and G. Groeseneken, "On the correct extraction of interface trap density of MOS devices with high-mobility semiconductor substrates," IEEE Trans. Electron. Devices, vol. 55, no. 2, pp. 547-556, Feb. 2008. (Pubitemid 351297540)
-
(2008)
IEEE Transactions on Electron Devices
, vol.55
, Issue.2
, pp. 547-556
-
-
Martens, K.1
Chui, C.O.2
Brammertz, G.3
De Jaeger, B.4
Kuzum, D.5
Meuris, M.6
Heyns, M.M.7
Krishnamohan, T.8
Saraswat, K.9
Maes, H.E.10
Groeseneken, G.11
-
21
-
-
73449084056
-
Characteristics of surface states and charge neutrality level in Ge
-
Dec. 101-1-252 101-3
-
D. Kuzum, K. Martens, T. Krishnamohan, and K. C. Saraswat, "Characteristics of surface states and charge neutrality level in Ge," Appl. Phys. Lett., vol. 95, no. 25, pp. 252 101-1-252 101-3, Dec. 2009.
-
(2009)
Appl. Phys. Lett.
, vol.95
, Issue.25
, pp. 252
-
-
Kuzum, D.1
Martens, K.2
Krishnamohan, T.3
Saraswat, K.C.4
-
22
-
-
72849118850
-
Impact of Epi-Si growth temperature on Ge-pFET performance
-
J. Mitard, K. Martens, B. De Jaeger, J. Franco, C. Shea, C. Plourde, F. E. Leys, R. Loo, G. Hellings, G. Eneman, W.-E. Wang, J. C. Lin, B. Kaczer, K. DeMeyer, T. Hoffman, S. DeGendt, M. Caymax, M. Meuris, and M. M. Heyns, "Impact of Epi-Si growth temperature on Ge-pFET performance," in Proc. Eur. Solid State Device Res. Conf., 2009, pp. 411-414.
-
(2009)
Proc. Eur. Solid State Device Res. Conf.
, pp. 411-414
-
-
Mitard, J.1
Martens, K.2
De Jaeger, B.3
Franco, J.4
Shea, C.5
Plourde, C.6
Leys, F.E.7
Loo, R.8
Hellings, G.9
Eneman, G.10
Wang, W.-E.11
Lin, J.C.12
Kaczer, B.13
Demeyer, K.14
Hoffman, T.15
Degendt, S.16
Caymax, M.17
Meuris, M.18
Heyns, M.M.19
-
24
-
-
50049088844
-
Defect levels of dangling bonds in silicon and germanium through hybrid functional
-
Aug.203
-
P. Broqvist, A. Alkauskas, and A. Pasquarello, "Defect levels of dangling bonds in silicon and germanium through hybrid functional," Phys. Rev. B., vol. 78, no. 7, p. 075 203, Aug. 2008.
-
(2008)
Phys. Rev. B.
, vol.78
, Issue.7
, pp. 075
-
-
Broqvist, P.1
Alkauskas, A.2
Pasquarello, A.3
-
25
-
-
33845962528
-
Fermilevel pinning and charge neutrality level in germanium
-
Dec. 110-1-252 110-3
-
A. Dimoulas, P. Tsipas, A. Sotiropoulos, and E. K. Evangelou, "Fermilevel pinning and charge neutrality level in germanium," Appl. Phys. Lett., vol. 89, no. 25, pp. 252 110-1-252 110-3, Dec. 2006.
-
(2006)
Appl. Phys. Lett.
, vol.89
, Issue.25
, pp. 252
-
-
Dimoulas, A.1
Tsipas, P.2
Sotiropoulos, A.3
Evangelou, E.K.4
-
26
-
-
58149528199
-
Modeling of negatively charged states at the Ge surface and interfaces
-
Jan. 114-1-012 114-3
-
P. Tsipas and A. Dimolulas, "Modeling of negatively charged states at the Ge surface and interfaces," Appl. Phys. Lett., vol. 94, no. 1, pp. 012 114-1- 012 114-3, Jan. 2009.
-
(2009)
Appl. Phys. Lett.
, vol.94
, Issue.1
, pp. 012
-
-
Tsipas, P.1
Dimolulas, A.2
|