A unified framework for multimodal submodular integrated circuits trojan detection

IEEE Transactions on Information Forensics and Security

Volumn 6, Issue 1, 2011, Pages 162-174

  Koushanfar, Farinaz ^a   Mirhoseini, Azalia ^a  

^a Rice University   (United States)

Author keywords

Change detection algorithms; circuit Trojan detection; gate level characterization; hardware malware detection; hardware security and trust; submodular functions; timing power tests

Indexed keywords

CHANGE DETECTION ALGORITHMS; GATE-LEVEL CHARACTERIZATION; HARDWARE SECURITY AND TRUST; SUBMODULAR FUNCTIONS; TIMING/POWER TESTS; TROJANS;

ALGORITHMS; BENCHMARKING; COMPUTER CRIME; INTEGRATED CIRCUITS; POWER QUALITY; SIGNAL PROCESSING;

SIGNAL DETECTION;

EID: 79951821310     PISSN: 15566013     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIFS.2010.2096811     Document Type: Article

References (37)

1. M. Potkonjak, "Synthesis oftrustable ICs using untrusted CAD tools," in Proc. Design Automation Conference (DAC), 2010, pp. 633-634.
2. M. Tehranipoor and F. Koushanfar, "A survey of hardware Trojan taxonomy and detection," IEEEDes. Test Comput., 2010, DOI: 10.1109/MDT.2009.159.
3. R. Karri, J. Rajendran, K. Rosenfeld, and M. Tehranipoor, "Trustworthy hardware: Identifying and classifying hardware Trojans," IEEE Computer, vol. 43, no. 10, pp. 39-46, Oct. 2010.
4. D. Agrawal, S. Baktir, D. Karakoyunlu, P. Rohatgi, and B. Sunar, "Trojan detection using IC fingerprinting," in IEEE Symp. Security and Privacy (S&P), 2007, pp. 296-310. (Pubitemid 47432536)
5. R. Rad, J. Plusquellic, and M. Tehranipoor, "Sensitivity analysis to hardware Trojans using power supply transient signals," in Proc. Int. Symp. Hardware Oriented Security and Trust (HOST), 2008, pp. 3-7.
6. R. Rad, X. Wang, J. Plusquellic, and M. Tehranipoor, "Power supply signal calibration techniques for improving detection resolution to hardware Trojans," in Proc. Int. Conf. Computer-Aided Design (ICCAD), 2008, pp. 632-639.
7. M. Banga, M. Chandrasekar, L. Fang, and M. Hsiao, "Guided test generation for isolation and detection of embedded Trojans in ICs," in Great Lakes Symp. VLSI (GLS-VLSI), 2008, pp. 363-366.
8. Y. Jin and Y. Makris, "Hardware Trojan detection using path delay fingerprint," in Proc. Int. Symp. Hardware Oriented Security and Trust (HOST), 2008, pp. 51-57.
9. M. Potkonjak, A. Nahapetian, M. Nelson, and T. Massey, "Hardware Trojan horse detection using gate-level characterization," in Proc. Design Automation Conf. (DAC), 2009, pp. 688-693.
10. Y. Alkabani and F. Koushanfar, "Consistency-based characterization for IC Trojan detection," in Proc. Int. Conf. Computer-Aided Design (ICCAD), 2009, pp. 123-127.
11. S. Wei, S. Meguerdichian, and M. Potkonjak, "Gate-level characterization: Foundations and hardware security applications," in Proc. Design Automation Conf. (DAC), 2010, pp. 222-227.
12. M. Nelson, A. Nahapetian, F. Koushanfar, and M. Potkonjak, "SVD-based ghost circuitry detection," in Proc. Information Hiding (IH) Conf., 2009, pp. 221-234.
13. S. Wei and M. Potkonjak, "Scalable segmentation-based malicious circuitrydetectionanddiagnosis,"inProc. Int. Conf. Computer-Aided Design (ICCAD), 2010, pp. 483-486.
14. F. Liu, "A general framework for spatial correlation modeling in VLSI design,"inProc. Design Automation Conf. (DAC), 2007,pp. 817-822. (Pubitemid 47130078)
15. M. Sharma and J. Patel, "Bounding circuit delay by testing a very small subset of paths,"in VLSI Test Symp. (VTS), 2000, pp. 333-341.
16. N. Jha and S. Gupta, Testing of Digital Systems. Cambridge, U.K.: Cambridge Univ. Press, 2003.
17. A. Murakami, S. Kajihara, T. Sasao, I. Pomeranz, and S. M. Reddy, "Selection of potentially testable path delay faults for test generation," in Proc. Int. Test Conf. (ITC), 2000, pp. 376-384. (Pubitemid 32134685)
18. S. Sabadeand D. Walker, "IDDX-basedtestmethods: A survey,"ACM Trans. Design Automation Electron. Syst., vol. 9, no. 2, pp. 159-198, 2004.
19. S. Chakravarty and P. Thadikaran, "Simulation and generation of IDDQ tests for bridging faults in combinational circuits," IEEE Trans. Comput., vol. 45, no. 10, pp. 1131-1140, Oct. 1996. (Pubitemid 126768541)
20. F. Koushanfar, A. Mirhoseini, and Y. Alkabani, "A unified submodular framework for multimodal IC Trojan detection," in Proc. Information Hiding (IH) Conf., 2010.
21. E. Bai, H. Cho, R. Tempo, and Y. Ye, "Optimization with few violated constraints for linear bounded error parameter estimation," IEEE Trans. Autom. Control, vol. 47, no. 7, pp. 1067-1077, Jul. 2002. (Pubitemid 34835330)
22. V. Kreinovich, A. Lakeyev, J. Rohn, and P. Kahl, Computational Complexity and Feasibility of Data Processing and Interval Computations. Dordrecht: Kluwer, 1997.
23. G. Nemhauser, L. Wolsey, and M. Fisher, "An analysis of the approximations for maximizing submodular set functions," Math. Programming, vol. 14, pp. 265-294, 1978.
24. U. Feige, "A threshold of ln n for approximating set cover," J. ACM, vol. 45, no. 4, pp. 634-652, 1998. (Pubitemid 128488790)
25. Y. Cao and L. T. Clark, "Mapping statistical process variations toward circuit performance variability: An analytical modeling approach," in Proc. Design Automation Conf. (DAC), 2005, pp. 658-663. (Pubitemid 41675519)
26. M. Banga and M. Hsiao, "A region based approach for the identification of hardware Trojans," in Proc. Int. Symp. Hardware Oriented Security and Trust (HOST), 2008, pp. 43-50.
27. J. Li and J. Lach, "At-speed delay characterization for IC authentication and Trojan horse detection," in Proc. Int. Symp. Hardware Oriented Security and Trust (HOST), 2008, pp. 8-14.
28. D. Shamsi, P. Boufounos, and F. Koushanfar, "Noninvasive leakage power tomography of integrated circuits by compressive sensing," in Proc. Int. Symp. Low Power Electronics and Designs (ISLPED), 2008, pp. 341-346.
29. F. Koushanfar, P. Boufounos, and D. Shamsi, "Post-silicon timing characterization by compressed sensing," in Proc. Int. Conf. Computer-Aided Design (ICCAD), 2008, pp. 185-189.
30. Y. Alkabani, F. Koushanfar, N. Kiyavash, and M. Potkonjak, "Trusted integrated circuits: A nondestructive hidden characteristics extraction approach,"inProc. Information Hiding (IH) Conf., 2008, pp. 102-117.
31. F. Koushanfar and M. Potkonjak, "CAD-based security, cryptography, and digital rights management," in Proc. Design Automation Conf. (DAC), 2007, pp. 268-269. (Pubitemid 47129968)
32. A. Vahdatpour, M. Potkonjak, and S. Meguerdichian, "A gate level sensor network for integrated circuits temperature monitoring," IEEE Sensors, to be published.
33. A. Vahdatpour and M. Potkonjak, "Leakage minimization using self sensing and thermal management," in Proc. Int. Symp. Low Power Electronics and Designs (ISLPED), pp. 1-6.
34. S. Narasimhan, D. Dongdong, R. Chakraborty, S. S. Paul, F. Wolff, C. Papachristou, K. Roy, and S. Bhunia, "Multiple-parameter side-channel analysis: A non-invasive hardware Trojan detection approach," in Proc. Int. Symp. Hardware Oriented Security and Trust (HOST), 2010, pp. 13-18.
35. A. Krause and C. Guestrin, "Near-optimal observation selection using submodular functions," in Proc. Nat. Conf. Artificial Intelligence (AAAI), 2007, vol. 2, pp. 1650-1654. (Pubitemid 350149805)
36. J. Leskovec, A. Krause, C. Guestrin, C. Faloutsos, J. Van Briesen, and N. Glance, "Cost-effective outbreak detection in networks," in Proc. Conf. Knowledge Discovery and Data Mining (KDD), 2007, pp. 420-429. (Pubitemid 350229228)
37. C. Chekuri and M. Pal, "A recursive greedy algorithm for walks in directed graphs," in Annu. Symp. Foundations of Computer Science (FOCS), 2005, pp. 245-253. (Pubitemid 44375736)