Multiple-parameter side-channel analysis: A non-invasive hardware Trojan detection approach

Proceedings of the 2010 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2010

Volumn , Issue , 2010, Pages 13-18

  Narasimhan, Seetharam ^a   Du, Dongdong ^a   Subhra Chakraborty, Rajat ^a   Paul, Somnath ^a   Wolff, Francis ^a   Papachristou, Christos ^a   Roy, Kaushik ^b   Bhunia, Swarup ^a  

^a CASE WESTERN RESERVE UNIVERSITY   (United States)

^b PURDUE UNIVERSITY   (United States)

Author keywords

Hardware Trojan; Multiple parameter test; Side channel analysis

Indexed keywords

BIT INTEGERS; DETECTION APPROACH; DETECTION SENSITIVITY; DYNAMIC CURRENT; ENCRYPTION SYSTEM; EXECUTION UNITS; FIELD OPERATION; FUNCTIONAL TESTING; HARDWARE MODIFICATIONS; HARDWARE TROJAN DETECTION; INDUCED NOISE; LARGE CIRCUITS; MAXIMUM OPERATING FREQUENCY; MULTIPLE-PARAMETER TEST; NON-INVASIVE; PROCESS VARIATION; SIDE-CHANNEL ANALYSIS; SIMULATION RESULT; TROJANS; VECTOR GENERATION;

CRYPTOGRAPHY; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); SECURITY OF DATA;

HARDWARE;

EID: 77955753636     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HST.2010.5513122     Document Type: Conference Paper

References (12)

1. DARPA, "TRUST in Integrated Circuits (TIC)", 2007. [Online]. Available: http://www.darpa.mil/MTO/solicitations/baa07-24.
2. F. Wolff et al, "Towards Trojan-free trusted ICs: Problem analysis and detection scheme", DATE, 2008.
3. R.S. Chakraborty et al, "MERO: A statistical approach for hardware Trojan detection", CHES Workshop, 2009.
4. D. Agrawal et al, "Trojan detection using IC fingerprinting", IEEE Symp. on Security and Privacy, 2007.
5. M. Banga and M.S. Hsiao, "A region based approach for the identification of hardware Trojans", HOST, 2008.
6. R. Rad, J. Plusquellic and M. Tehranipoor, "A sensitivity analysis of power signal methods for detecting hardware Trojans under real process and environmental conditions", IEEE TVLSI, 2010.
7. Y. Jin and Y. Makris, "Hardware Trojan detection using path delay fingerprint", HOST, 2008.
8. D. Rai and J. Lach, "Performance of delay-based Trojan detection techniques under parameter variations", HOST, 2009.
9. S. Borkar et al, "Parameter variations and impact on circuits and microarchitecture", DAC, 2003.
10. A. Keshavarzi et al, "Multiple-parameter CMOS IC testing with increased sensitivity for IDDQ", IEEE Trans. VLSI, 2003.
11. T. Sakurai and A.R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas", JSSC, 1990.
12. Predictive Technology Model, [Online] http://www.eas.asu.edu/~ptm/