Model-based platform-specific co-design methodology for dynamically partially reconfigurable systems with hardware virtualization and preemption

Journal of Systems Architecture

Volumn 56, Issue 11, 2010, Pages 545-560

  Huang, Chun Hsian ^a   Hsiung, Pao Ann ^a   Shen, Jih Sheng ^a  

^a NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

Author keywords

Dynamically partially reconfigurable system; Hardware software co design; UML

Indexed keywords

CO-DESIGN METHODOLOGY; CO-DESIGNS; DIRECT INTERACTIONS; ESTIMATION METHODS; EXECUTION TIME; HARDWARE ARCHITECTURE; HARDWARE FUNCTIONS; HARDWARE PREEMPTION; HARDWARE RESOURCES; HARDWARE/SOFTWARE CO-DESIGN; HIERARCHICAL DESIGN; INHERENT CHARACTERISTICS; KERNEL MODULES; MODEL BASED VERIFICATION; MODEL-BASED; MODEL-DRIVEN ARCHITECTURE; PER UNIT; RECONFIGURABLE HARDWARES; RECONFIGURABLE NETWORK; RECONFIGURABLE SYSTEMS; RUNTIMES; SEMI-AUTOMATICS; SYSTEM REQUIREMENTS; TIMED AUTOMATA MODELS; UML; UML MODEL; VIRTUALIZATIONS;

EMBEDDED SYSTEMS; ESTIMATION; HARDWARE; MOBILE TELECOMMUNICATION SYSTEMS; MODEL CHECKING; MODEL PREDICTIVE CONTROL; NETWORK ARCHITECTURE; NETWORK SECURITY; REAL TIME SYSTEMS; REQUIREMENTS ENGINEERING; SOFTWARE ARCHITECTURE; STRUCTURAL DESIGN; UNIFIED MODELING LANGUAGE;

RECONFIGURABLE HARDWARE;

EID: 78149280766     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sysarc.2010.07.007     Document Type: Article

References (36)

1. Object Management Group (OMG). .
2. Rhapsody User Guide. Telelogic Inc., 2004. .
3. C. Amicucci, F. Ferrandi, M.D. Santambrogio, D. Sciuto, SyCERS: a SystemC design exploration framework for SoC reconfigurable architecture, in: Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithm (ERSA'06), June 2006, pp. 63-69.
4. B. Steinbach, C. Dorotska, D. Fröhlich, Automated hardware-synthesis of UML-models, in: Proceedings of the Second International DAC Workshop, UML for SoC Design (UML-SOC'2006), June 2005.
5. J. Becker, M. Hübner, G. Hettich, R. Constapel, J. Eisenmann, J. Luka, Dynamic and partial FPGA exploitation, in: Proceedings of the IEEE Special Issue on Advanced Automobile Technologies, vol. 95, 2007, pp. 438-452.
6. M. Borgatti, A. Capello, U. Rossi, J.L. Lambert, I. Moussa, F. Fummi, G. Pravadelli, An integrated design and verification methodology for reconfigurable multimedia systems, in: Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'05), vol. 3, IEEE CS Press, March 2005, pp. 266-271.
7. A. Brito, M. Kuhnle, M. Hübner, J. Becker, E.U.K. Melcher, Modelling and simulation of dynamic and partially reconfigurable systems using SystemC, in: Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'07), March 2007, pp. 35-40.
8. C.-H. Huang, P.-A. Hsiung, UML-based hardware/software co-design platform for dynamically partially reconfigurable network security systems, in: Proceedings of the 13th IEEE Asia-Pacific Computer Systems Architecture Conference (ACSAC), August 2008. doi:10.1109/APCSAC.2008.4625436.
9. E.M. Clarke, O. Grumberg, and D.A. Peled Model Checking 1999 MIT Press
10. A. Donato, F. Ferrandi, M.D. Santambrogio, D. Sciuto, Operating system support for dynamically reconfigurable SoC architecture, in: Proceedings of the IEEE International SOC Conference, September 2005, pp. 233-238.
11. P. Graf, M. Hübner, K.D. Müller-Glaser, J. Becker, A graphical model-level debugger for heterogenous reconfigurable architectures, in: Proceedings of the 17th IEEE International Conference on Field Programmable Logic and Applications (FPL'07), IEEE CS Press, August 2007, pp. 722-725.
12. J. Hagemeyer, B. Keltelhoit, M. Koester, M. Pomnann, A design methodology for communication infrastructures on partially reconfigurable FPGAs, in: Proceedings of the 17th IEEE International Conference on Field Programmable Logic and Applications (FPL'07), IEEE CS Press, August 2007, pp. 331-338.
13. T.A. Henzinger, X. Nicollin, J. Sifakis, S. Yovine, Symbolic model checking for real-time systems, in: Proceedings of the IEEE International Conference Logics in Computer Science, 1992, pp. 394-406.
14. P.-A. Hsiung, C.-H. Huang, C.-F. Liao, Perfecto: a SystemC-based performance evaluation framework for dynamically partially reconfigurable systems, in: Proceedings of the 16th IEEE International Conference on Field Programmable Logic and Applications (FPL'06), IEEE CS Press, August 2006, pp. 190-198.
15. P.-A. Hsiung, C.-H. Huang, J.-S. Shen, C.-C. Chiang, Scheduling and placement of hardware/software real-time relocatable tasks in dynamically partially reconfigurable systems, ACM Transactions on Reconfigurable Technology and Systems (TRETS), in press.
16. P.-A. Hsiung, S.-W. Lin, Y.-R. Chen, C.-H. Huang, and W. Chu Modeling and verification of real-time embedded systems with urgency Journal of Systems and Software 82 10 2009 1627 1641
17. P.-A. Hsiung, M.D. Santambrogio, and C.-H. Huang Reconfigurable System Design and Verification 2009 CRC Press USA 978-1420062663
18. C.-H. Huang, S.-S. Chang, and P.-A. Hsiung Generic wrapper design for dynamic swappable hardware IP in partially reconfigurable systems International Journal of Electrical Engineering 14 3 2007 229 238
19. C.-H. Huang, P.-A. Hsiung, Software-controlled dynamically swappable hardware design in partially reconfigurable systems, EURASIP Journal on Embedded System (2008) (Article ID 231940, 11pp.). doi:10.1155/2008/231940.
20. C.-H. Huang, and P.-A. Hsiung Hardware resource virtualization for dynamically partially reconfigurable systems IEEE Embedded Systems Letters 1 1 2009 19 23 doi:10.1109/LES.2009.2028039
21. C.-H. Huang, P.-A. Hsiung, On the use of a UML-based HW/SW co-design platform for reconfigurable cryptographic systems, in: Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), IEEE Press, May 2009, pp. 2221-2224.
22. H. Kalte, M. Porrmann, Context saving and restoring for multitasking in reconfigurable systems, in: Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'05), IEEE CS Press, August 2005, pp. 223-228.
23. B. Kettelhoit, M. Porrmann, A layer model for systematically designing dynamically reconfigurable systems, in: Proceedings of the 16th IEEE International Conference on Field Programmable Logic and Applications (FPL'06), IEEE CS Press, August 2006, pp. 1-6.
24. L. Lavazza, A Methodology for Formalizing Concepts Underlying the DESS Notation, EUREKA-ITEA Project, 2001.
25. A. Montone, F. Redaelli, M.D. Santambrogio, S.O. Memik, A reconfiguration-aware floorplacer for FPGAs, in: Proceedings of the 2008 International Conference on Reconfigurable Computing and FPGAs (RECONFIG08), IEEE Computer Society, 2008, pp. 109-114.
26. M. Morandi, M. Novati, M.D. Santambrogio, D. Sciuto, Core allocation and relocation management for a self dynamically reconfigurable architecture, in: Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI, 2008, pp. 286-291.
27. Nallatech, XtremeDSP Development Kit-II User Guide, Issue 4, 2004.
28. PetaLogix, PetaLinux. .
29. M. Santambrogio, D. Sciuto, Design methodology for partial dynamic reconfiguration: a new degree of freedom in the HW/SW codesign, in: Proceedings of the IEEE International Symposium on Parallel and Distributed Processing (IPDPS'08), April 2008, pp. 1-8.
30. M.D. Santambrogio, From reconfigurable architectures to self-adaptive autonomic systems, in: Proceedings of the 2009 International Conference on Computational Science and Engineering (CSE09), IEEE Computer Society, 2009, pp. 926-931.
31. T. Schattkowsky, W. Mueller, A. Rettberg, A model-based approach for executable specifications on reconfigurable hardware, in: Proceedings of the Conference on Design, Automation and Test in Europe (DATE'05), IEEE Computer Society, March 2005, pp. 692-697.
32. M.L. Silva, and J.C. Ferreira Support for partial run-time reconfiguration of platform FPGAs Journal of Systems Architecture 52 12 2006 709 726
33. J.A. Williams, N.W. Bergmann, Embedded Linux as a platform for dynamically self-reconfiguring systems-on-chip, in: Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, June 2004.
34. Xilinx, Early Access Partial Reconfiguration User Guide, UG208, 2006.
35. Xilinx, MicroBlaze Processor Reference Guide, Embedded Development Kit, EDK 8.2i - UG081 (v6.3), August 2006.
36. Xilinx, ML310 User Guide, Virtex-II Pro Embedded Development Platform, UG068 (v1.1.5), 2007. .