Core allocation and relocation management for a self dynamically reconfigurable architecture

Proceedings - IEEE Computer Society Annual Symposium on VLSI: Trends in VLSI Technology and Design, ISVLSI 2008

Volumn , Issue , 2008, Pages 286-291

  Morandi, M ^a   Novati, M ^a   Santambrogio, M D ^a   Sciuto, D ^a  

^a POLITECNICO DI MILANO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

BITSTREAMS; COMPLETE SOLUTIONS; COMPLEX MANAGEMENT; DYNAMICAL RECONFIGURATION; DYNAMICALLY RECONFIGURABLE ARCHITECTURE; POWERFUL APPROACH; RECONFIGURABLE SYSTEMS; RECTANGULAR SHAPES; RUN-TIME; SELF-RECONFIGURATION; VALIDATION PHASE; VLSI TECHNOLOGIES;

CHLORINE COMPOUNDS; MANAGEMENT; SOLUTIONS; STRUCTURAL DESIGN; TECHNOLOGY;

ONLINE SYSTEMS;

EID: 51849095892     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISVLSI.2008.39     Document Type: Conference Paper

References (14)

1. A. Ahmadinia, C. Bobda, S. P. Fekete, J. Teich, and J. v.d. Veen. Optimal routing-conscious dynamic placement for re-configurable devices. In Field-Programmable Logic and Applications (FPL'04) pages:847-851, 2004.
2. K. Bazargan, R. Kastner, and M. Sarrafzadeh. Fast template placement for reconfigurable computing systems. In IEEE Design and Test of Computers, Vol.17, Iss.1, pages:68-83, 2000.
3. R. Dick, D. Rhodes, and W. Wolf. Tgff: task graphs for free, 1998.
4. V. Ech, P. Kalra, R. LeBlanc, and J. McManus. In-Circuit Partial Reconfiguration of RocketIO Attributes. Technical Report XAPP662, Xilinx Inc., January 2003.
5. F. Ferrandi, M. Morandi, M. Novati, M. D. Santambrogio, and D. Sciuto. Dynamic reconfiguration: Core relocation via partial bitstreams filtering with minimal overhead. In International Symposium on System-on-Chip 06, pages 33-26,.
6. M. P. H. Kalte, G. Lee and U. Rckert. Replica: A bitstream manipulation filter for module relocation in partial reconfigurable systems. In The 12th Reconfigurable Architectures Workshop (RAW 2005), 2005.
7. E. Horta and J. W. Lockwood. Parbit: A tool to transform bitfiles to implement partial reconfiguration of field programmable gate arrays (fpgas). Washington University, Department of Computer Science, Technical Report WUCS-01-13, July 2001.
8. X. Inc. Opb hwicap (v1.00.b) product specification. Technical report, Xilinx Inc., March 2005.
9. X. Inc. Virtex-II Pro and Virtex-II Pro X FPGA User Guide, 2005.
10. X. Inc. Virtex-4 user guide. Technical Report ug70, Xilinx Inc., March 2007.
11. X. Inc. Virtex-5 user guide. Technical Report ug190, Xilinx Inc., February 2007.
12. S. Kelem. Virtex series configuration architecture user guide. Xilinx XAPP151, 2003.
13. H. Walder, C. Steiger, and M. Platzner. Fast online task placement on fpgas: Free space partitioning and 2d-hashing. In International Parallel and Distributed Processing Symposium (IPDPS'03), 2003.
14. T. R. Yana E. Krasteva, Eduardo de la Torre and D. Joly. Vir-tex ii fpga bitstream maniplation: Application to reconfiguration control systems. 2006 International Conference on Field Programmable Logic and Applications, August 2006.