Design methodology for partial dynamic reconfiguration: A new degree of freedom in the HW/SW codesign

IPDPS Miami 2008 - Proceedings of the 22nd IEEE International Parallel and Distributed Processing Symposium, Program and CD-ROM

Volumn , Issue , 2008, Pages

  Santambrogio, Marco D ^a   Sciuto, Donatella ^a  

^a POLITECNICO DI MILANO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATIONS; COMPUTER NETWORKS; CONSUMER ELECTRONICS; CONSUMER PRODUCTS; DISTRIBUTED PARAMETER NETWORKS; DYNAMIC MODELS; MANAGEMENT;

DEGREE OF FREEDOM; PARALLEL AND DISTRIBUTED PROCESSING; RECONFIGURABLE DEVICES;

DESIGN;

EID: 51049093805     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2008.4536542     Document Type: Conference Paper

References (57)

1. G. Estrin. Organization of computer systems-the fixed plus variable structure computer. Proc. Western Joint Computer Conf., Western Joint Computer Conference, New York, pages 33-40, April 1960.
2. Netted Automation GmbH. The net is the automation. http://www. nettedautomation.com, 1994.
3. A. DeHon. DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century.
4. J. R. Hauser. Augmenting a microprocessor with reconfigurable hardware. In A dissertation submitted in partial satisfaction of the requirements for the degree of Doctor of Philosophy.
5. Brandon Blodget, Philip James-Roxby, Eric Keller, Scott McMillan, and Prasanna Sundararajan. A Self-reconfiguring Platform. In Peter Y. K. Cheung, George A. Constantinides, and José T. de Sousa, editors, Proceedings of the Field Programmable Logic and Application, 13th International Conference, FPL 2003, volume 2778 of Lecture Notes in Computer Science. Springer, 2003.
6. H. Kalte, M. Porrmann, and U. Rückert. System-on-programmable-chip approach enabling online fine-grained 1D-placement. In Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS) - Reconfigurable Architectures Workshop (RAW), Santa Fé, New Mexico, 2004. IEEE Computer Society.
7. David E. Taylor, John W Lockwood, and Sarang Dharmapurikar. Generalized rad module interface specification of the field programmable port extender (fpx). Washington University, Department of Computer Science. Version 2.0, Technical Report.
8. Edson L. Horta and John W. Lockwood. Automated Method to Generate Bitstream Intellectual Property Cores for Virtex FPGAs. 2004.
9. Andreas Weisensee and Darran Nathan. A self-reconfigurable computing platform hardware architecture, 2004.
10. P. Sedcole, B. Blodget, T. Becker, J. Anderson, and P. Lysaght. Modular dynamic reconfiguration in virtex fpgas. Computers and Digital Techniques, IEE Proceedings-, 153(3):157-164, 2006.
11. Xiao ping Ling and Hideharu Amano. Performance evaluation of wasmii: a data driven computer on a virtual hardware. In Arndt Bode, Mike Reeve, and Gottfried Wolf, editors, PARLE, volume 694 of Lecture Notes in Computer Science, pages 610-621. Springer, 1993.
12. W. Fornaciari and V. Piuri. Virtual fpga s: Some steps behind the physical barriers. In IPPS/SPDP Workshops, pages 7-12, 1998.
13. João M. P. Cardoso. On combining temporal partitioning and sharing of functional units in compilation for reconfigurable architectures. IEEE Trans. Computers, 52(10):1362-1375, 2003.
14. J.M.P. Cardoso and H.C. Neto. Compilation for fpga-based reconfigurable hardware. IEEE Design & Test of Computers, 20(2):65-75, 2003.
15. M. Kaul, R. Vemuri, S. Govindarqjan, and I. Ouaiss. An automated temporal partitioning and loop fission approach for fpga based reconfigurable synthesis of dsp applications. In DAC '99, pages 616-622. IEEE Computer Society, 1999.
16. Joo M. P. Cardoso. Loop dissevering: A technique for temporally partitioning loops in dynamically reconfigurable computing platforms. In IPDPS '03, page 181.2. IEEE Computer Society, 2003.
17. Xilinx Inc. Two Flows of Partial Reconfiguration: Module Based or Di erence Based. Technical Report XAPP290, Xilinx Inc., November 2003.
18. Xilinx Inc. Early Access Partial Reconfiguration Guide. Xilinx Inc., 2006.
19. Gerard Habay Philippe Butel and Alain Rachet. Managing partial dynamic reconfiguration in virtex-ii pro fpgas. Xcell Journal Online, 2004.
20. Brandon Blodget, Philip James-Roxby, Eric Keller, Scott McMillan, and Prasanna Sundararajan. A Self-reconfiguring Platform. In Peter Y. K. Cheung, George A. Constantinides, and José T. de Sousa, editors, Proceedings of the Field Programmable Logic and Application, 13th International Conference, FPL 2003, volume 2778 of Lecture Notes in Computer Science. Springer, 2003.
21. Alberto Donato, Fabrizio Ferrandi, Marco D. Santambrogio, and Donatella Sciuto. Operating system support for dynamically reconfigurable soc architectures. In IEEE-SOCC, 2005.
22. Ryan J. Fong, Scott J. Harper, and Peter M. Athanas. A versatile framework for fpga field updates: An application of partial self-reconfiguation. rsp, 00:117, 2003.
23. Christoph Steiger, Herbert Walder, and Marco Platzner. Operating systems for reconfigurable embedded platforms: Online scheduling of real-time tasks. IEEE Trans. Computers, 53(11):1393-1407, 2004.
24. Michael Ullmann, Michael Hübner, Björn Grimm, and Jürgen Becker. An fpga run-time system for dynamical on-demand reconfiguration. In Proc. of the 18th International Parallel and Distributed Processing Symposium, 2004.
25. Jason Miller David Wentzla Fae Ghodrat Ben Greenwald Henry Ho man Paul Johnson Jae-Wook Lee Walter Lee Albert Ma Arvind Saraf Mark Seneski Nathan Shnidman Volker Strumpen Matt Frank Saman Amarasinghe Michael Bedford Taylor, Jason Kim and Anant Agarwal. The raw microprocessor: A computational fabric for software circuits and general-purpose programs.
26. J. R. Hauser and J. Wawrzynek. Garp: A MIPS Processor with a Reconfigurable Coprocessor. IEEE Symposium on FPGAs for Custom Computing Machines, 1997.
27. H. F. Silverman. Processor reconfiguration through instruction-set metamorphosis. IEEE Computer, March 1993.
28. Mihai Budiu Srihari Cadambi Matt Moe Seth Copen Goldstein, Herman Schmit and R. Reed Taylor. Piperench: A reconfigurable architecture and compiler. In Computer.
29. Guangming Lu Nader Bagherzadeh Fadi J. Kurdahi Eliseu M. C. Filho Ming-Hau Lee, Hartej Singh and Vladimir Castro Alves. Design and implementation of the morphosys reconfigurable computing processor. In J. VLSI Signal Process. Syst.
30. Markus Koester, Heiko Kalte, and Mario Porrmann. Task placement for heterogeneous reconfigurable architectures. In Proceedings of the IEEE 2005 Conference on Field-Programmable Technology (FPT'05), 2005.
31. Heiko Kalte and Mario Porrmann. REPLICA2Pro: Task relocation by bitstream manipulation in Virtex-II/Pro FPGAs. In Proc. of the ACM International Conference on Computing Frontiers, 2006.
32. John R. Hauser Timothy J. Callahan and John Wawrzynek. The garp architecture and c compiler, volume 33. Computer, 2000.
33. Xilinx Inc. The Programmable Gate Array Databook. Xilinx Inc.
34. Edson L. Horta, John W. Lockwood, and David Parlour. Dynamic hardware plugins in an fpga with partial run-time reconfigurtion. pages 844-848, 1993.
35. Eliseu Filho Rafael Maestre Ming-Hau Lee Fadi Kurdahi Hartej Singh, Guangming Lu and Nader Bagherzadeh. Morphosys: case study of a reconfigurable computing system targeting multimedia applications. In Proceedings of the 37th conference on Design automation (DAC00). ACM Press.
36. Edson Horta and John W. Lockwood. Parbit: A tool to transform bitfiles to implement partial reconfiguration of field programmable gate arrays (fpgas). Washington University, Department of Computer Science, Technical Report WUCS-01-13, July 2001.
37. F. Ferrandi, M. D. Santambrogio, and D. Sciuto. A design methodology for dynamic reconfiguration: The caronte architecture. In 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Reconfigurable Architecture Workshop - RAW, page 163, 2005.
38. A. Donato, F. Ferrandi, M. Redaelli, M. D. Santambrogio, and D. Sciuto. Caronte: a complete methodology to implement partially dynamically self-reconfiguring embedded systems on modern fpga. In 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pages 321-322, 2005.
39. A. Donato, F. Ferrandi, M. Redaelli, M. D. Santambrogio, and D. Sciuto. Exploiting partial dynamic reconfiguration for soc design of complex application on fpga platforms. In 13th International Conference on Very Large Scale Integration, pages 179-184, 2005.
40. Mario Porrmann Heiko Kalte and Ulrich Ruckert. A prototyping platform for dynamically reconfigurable system on chip designs. In Proceedings of the IEEE Workshop Heterogeneous reconfigurable Systems on Chip (SoC), 2002.
41. Virtex-II Pro Data Sheet Virtex-II Pro™ Platform FPGA Data Sheet. Xilinx Inc., 2003.
42. M. D. Santambrogio and D. Sciuto. Partial dynamic reconfiguration: the caronte approach. a new degree of freedom in the hw/sw codesign. In 16th International Conference on Field Programmable Logic and Applications, pages 945-946, August 2006.
43. V. Rana, M. D. Santambrogio, and D. Sciuto. Dynamic reconfigurability in embedded system design. In IEEE International Symposium on Circuits and Systems, pages 2734-2737, May 2007.
44. F. Ferrandi, M. Redaelli, M. D. Santambrogio, and D. Sciuto. Solving the coloring problem to schedule on partially dynamically reconfigurable hardware. In 13th International Conference on Very Large Scale Integration, pages 97-102, 2005.
45. M. Giorgetta, M. D. Santambrogio, P. Spoletini, and D. Sciuto. A graph-coloring approach to the allocation and tasks scheduling for reconfigurable architectures. In 14th IFIP International Conference on Very Large Scale Integration - IFIP VLSI-SOC, October 2006.
46. M. Giani, M. Redaelli, M. D. Santambrogio, and D. Sciuto. Task partitioning for the scheduling on reconfigurable systems driven by specification self-similarity. In Toomas P. Plaks, editor, Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, pages 78-84. CSREA Press, June 2007.
47. F. Redaelli, M. D. Santambrogio, and D. Sciuto. Task scheduling with configuration prefetching and anti-fragmentation techniques on dynamically reconfigurable systems. In DATE 2008, 2008.
48. C. Amicucci, F. Ferrandi, M. Santambrogio, and D. Sciuto. Sycers: a systemc design exploration framework for soc reconfigurable architecture. In The 2006 International Conference on Engineering of Reconfigurable Systems & Algorithm, June 26-29, Las Vegas - Nevada, USA, June 2006.
49. Mentor Graphics Corporation. ModelSim User's Manual. 2007.
50. F. Ferrandi, G. Ferrara, R. Palazzo, V. Rana, and M. D. Santambrogio. Vhdl to fpga automatic ipcore generation: A case study on xilinx design flow. In 20th IEEE International Parallel and Distributed Processing Symposium (IPDPS'06) - Reconfigurable Architecture Workshop - RAW, April 2006.
51. M. Murgida, A. Panella, V. Rana, M. D. Santambrogio, and D. Sciuto. Fast ip-core generation in a partial dynamic reconfiguration workflow. In 14th IFIP International Conference on Very Large Scale Integration - IFIP VLSI-SOC, October 2006.
52. A. Donato, F. Ferrandi, M. D. Santambrogio, and D. Sciuto. Operating system support for dynamically reconfigurable soc architectures. In 7th International Symposium on System-on-Chip, pages 235-238, 2005.
53. V. Rana, M. D. Santambrogio, D. Sciuto, B. Kettelhoit, M. Koester, M. Porrmann, and U. Ruckert. Partial dynamic reconfiguration in a multi-fpga clustered architecture based on linux. In 21th IEEE International Parallel and Distributed Processing Symposium (IPDPS'07) - Reconfigurable Architecture Workshop - RAW, pages 1-8, March 2007.
54. M. D. Santambrogio, V. Rana, S. Ogrenci Memik, and D. Sciuto. A novel soc design methodology combining adaptive software and reconfigurable hardware. In 25th International Conference on Computer-Aided Design, page To appear, November 2007.
55. Umut A. Acar, Guy E. Blelloch, and Robert Harper. Adaptive functional programming. In POPL, pages 247-259, 2002.
56. Umut A. Acar, Guy E. Blelloch, and Robert Harper. Selective memoization. In POPL, pages 14-25, 2003.
57. Umut A. Acar. Self-adjusting computation. In PhD Thesis, School of Computer Science, Carnegie Mellon University, May 2005.