RECONFIGURABLE SYSTEM DESIGN AND VERIFICATION

Reconfigurable System Design and Verification

Volumn , Issue , 2009, Pages 1-245

  Hsiung, Pao Ann ^a   Santambrogio, Marco D ^b   Huang, Chun Hsian ^a  

^a NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

^b POLITECNICO DI MILANO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 85133056663     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1201/9781315219035     Document Type: Book

References (222)

1. L. Abeni and G. Buttazzo. Integrating multimedia applications in hard real-time systems. In Proceedings of the 19th IEEE Real-Time Systems and Symposium, pages 4-13. IEEE CS Press, December 1998.
2. N. Aguirre and T. Maibaum. A temporal logic approach to the specification of reconfigurable component-based systems. In Proceedings of the 17th IEEE International Conference on Automated Software Engineering, pages 271-274. IEEE CS Press, September 2002.
3. A. Ahmadinia, C. Bobda, M. Bednara, and J. Teich. A new approach for on-line placement on reconfigurable devices. In Proceedings of the International Parallel and Distributed Processing Symposium, volume 4, page 134. IEEE CS Press, April 2004.
4. A. Ahmadinia, C. Bobda, and J. Teich. Online placement for dynamically reconfigurable devices. International Journal of Embedded Systems, 1(3-4):165-178, June 2006.
5. A. Ahmadinia and J. Teich. Speeding up online placement for Xilinx FPGAs by reducing configuration overhead. In Proceedings of the IFIP International Conference on VLSI-SoC, pages 118-122, December 2003.
6. R. Allen and D. Garlan. Formalizing architectural connection. In Proceedings of the 16th International Conference on Software Engineering, May 1994.
7. E. Anderson, W. Peck, J. Stevens, J. Agron, F. Baijot, S. Warn, and D. Andrews. Supporting high-level language semantics within hardware resident threads. In Proceedings of the 17th IEEE International Conference on Field Programmable Logic and Applications (FPL 2007), pages 98-103, August 2007.
8. R. Anthony, A. Rettberg, D. Chen, I. Jahnich, G. de Boer, and C. Eke-lin. Towards a dynamically reconfigurable automotive control system architecture. Embedded System Design: Topics, Techniques and Trends, 231:71-84, May 2007.
9. S. R. Arikati and R. Varadarajan. A signature based approach to regularity extraction. In Proceedings of the 1997 IEEE/ACM International Conference on Computer-Aided Design (ICCAD97), pages 542- 545. IEEE Computer Society, 1997.
10. J. M. Arnold, D. A. Buell, D. T. Hoang, D. V. Pryor, N. Shirazi, and M. R. Thistle. The Splash 2 Reconfigurable Processor and Applications. In Proceedings of the International Conference on Computer Design. CS Press, 1993.
11. P. M. Athanas and H. F. Silverman. Processor reconfiguration through instruction-set metamorphosis. Computer, 26(3):11-18, Mar 1993.
12. S. Bachl. Isomorphic subgraphs. In Proceedings of the 7th International Symposium on Graph Drawing (GD99), pages 286-296. Springer-Verlag, 1999.
13. S. Bachl and F.-J. Brandenburg. Computing and drawing isomorphic subgraphs. In the 10th International Symposium on Graph Drawing (GD02), pages 74-85. Springer-Verlag, 2002.
14. S. Bachl, F.-J. Brandenburg, and D. Gmach. Computing and drawing isomorphic subgraphs. J. Graph Algorithms Appl., 8(2):215-238, 2004.
15. S. Banerjee, E. Bozorgzadeh, and N. Dutt. Considering run-time reconfiguration overhead in task graph transformation for dynamically reconfigurable architectures. In Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM05), 2005.
16. S. Banerjee, E. Bozorgzadeh, and N. Dutt. Physically-aware hw-sw partitioning for reconfigurable architectures with partial dynamic reconfiguration. In Proceedings of the 42st Annual Conference on Design Automation (DAC2005), pages 335-340, June 2005.
17. S. Banerjee, E. Bozorgzadeh, and N. Dutt. Integrating physical constraints in hw-sw partitioning for architectures with partial dynamic reconfiguration. In IEEE Transaction on Very Large Scale Integration Systems (T-VLSI), 14(11):1189-1202, November 2006.
18. S. Banerjee, E. Bozorgzadeh, and N. Dutt. parlgran: parallelism granularity selection for scheduling task chains on dynamically reconfigurable architectures. In Proceedings of Asia and South Pacific Design Automation Conference (ASP DAC), January 2006.
19. M. Barr. A reconfigurable computing primer. Multimedia System Design, 9:44-47, 1998.
20. K. Bazargan, R. Kastner, and M. Sawafzadeh. Fast template placement for reconfigurable computing systems. IEEE Design and Test of Computers, 17(1):68-V83, January 2000.
21. I. Beretta. Operating system support for core management in a dynamic reconfigurable environment. Master’s thesis, University of Illinois at Chicago, 2008.
22. A. T. Berztiss. Data Structures Theory and Practice. Academic Press, second edition, 1975.
23. D. C. Black and J. Donovan. SystemC: From the Ground Up. Kluwer Academic Publishers, 2004.
24. B. Blodget, P. James-Roxby, E. Keller, S. McMillan, and P. Sundarara-jan. A self-reconfiguring platform. In Proceedings of the 13th IEEE International Conference on Field Programmable Logic and Application (FPL 2003), volume 2778 of Lecture Notes in Computer Science. Springer, 2003.
25. C. Bobda, A. Ahmadinia, K. Rajesham, M. Majer, and A. Niyonkuru. Partial configuration design and implementation challenges on Xilinx Virtex FPGAs. In ARCS Workshops, pages 61-66, 2005.
26. M. Borgatti, A. Fedeli, U. Rossi, J.-L. Lambert, I. Moussa, F. Fummi, C. Marconcini, and G. Pravadelli. A verification methodology for reconfigurable systems. In Proceedings of the 5th International Workshop on Microprocessor Test and Verification (MTV), pages 85-90. IEEE CS Press, September 2004.
27. L. Bowen. Introduction to contemporary mathematics. In http://www.ctl.ua.edu/math103/scheduling/scheduling algorithms.htm.
28. G. Brebner. A virtual hardware operating system for the Xilinx XC6200. In Proceedings of the 6th International Workshop on Field-Programmable Logic and Applications, pages 327-336. Springer-Verlag, September 1996.
29. G. Brebner and O. Diessel. Chip-based reconfigurable task management. In Proceedings of the 11th IEEE International Conference on Field-Programmable Logic and Applications (FPL 2001), pages 182- 191. Springer-Verlag, August 2001.
30. P. Butel, G. Habay, and A. Rachet. Managing partial dynamic reconfiguration in Virtex-II Pro FPGAs. Xcell Journal Online, 2004.
31. T.J. Callahan, J.R. Hauser, and J. Wawrzynek. The garp architecture and c compiler. Computer, 33(4):62-69, April 2000.
32. F. Cancar, M. D. Santambrogio, and D. Sciuto. A design flow tailored for self dynamic reconfigurable architecture. In IEEE International Parallel and Distributed Processing Symposium (IPDPS08)-Reconfigurable Architecture Workshop-RAW, page available online, 2008.
33. J. M. P. Cardoso. Loop dissevering: a technique for temporally partitioning loops in dynamically reconfigurable computing platforms. In Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS03), page 181.2. IEEE Computer Society, 2003.
34. J. M. P. Cardoso. On combining temporal partitioning and sharing of functional units in compilation for reconfigurable architectures. IEEE Trans. Computers, 52(10):1362-1375, 2003.
35. J. M. P. Cardoso and H. C. Neto. Fast hardware compilation of behav-iors into an FPGA-based dynamic reconfigurable computing system. In Proceedings of the XII Symposium on Integrated Circuits and Systems Design (SBCCI99), pages 150-153, October 1999.
36. J. M. P. Cardoso and H. C. Neto. Macro-based hardware compilation of Java bytecodes into a dynamic reconfigurable computing system. In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, pages 2-11. IEEE, 1999.
37. J. M. P. Cardoso and H. C. Neto. Compilation for FPGA-based reconfigurable hardware. IEEE Design & Test of Computers, 20(2):65-75, 2003.
38. J. M. P. Cardoso and H. C. Neto. Compilation for FPGA-Based Reconfigurable Hardware. IEEE Design & Test of Computers, 20(2):65-75, 2003.
39. E. Carvalho, N. Calazans, E. Bri, and F. Moraes. PaDReH: a framework for the design and implementation of dynamically and partially reconfigurable systems. In Proceedings of the 17th Symposium on Integrated Circuits and System Design (SBCCI), pages 10-15. ACM Press, 2004.
40. G. Chaitin. Register allocation and spilling via graph coloring. SIG-PLAN Not., 39(4):66-74, 2004.
41. G. J. Chaitin, M. A. Auslander, A. K. Chandra, J. Cocke, M. E. Hopkins, and P. W. Markstein. Register allocation via coloring. In Computer Languages, volume 6, pages 47-57, 1981.
42. Y.-H. Chen and P.-A. Hsiung. Hardware task scheduling and placement in operating systems for dynamically reconfigurable soc. In Proceedings of the International Conference on Embedded and Ubiquitous Computing (EUC), volume 3824, pages 489-498. Springer-Verlag, December 2005.
43. C.-C. Chiang. Hardware/software real-time relocatable task scheduling and placement in dynamically partial reconfigurable systems. Master’s thesis, National Chung Cheng University, June 2007.
44. A. Chowdary, S. Kale, P. K. Saripella, N. K. Sehgal, and R. K. Gupta. Extraction of functional regularity in datapath circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 18(9):1279-1296, 1999.
45. K. Compton and S. Hauck. Reconfigurable computing: a survey of systems and software. ACM Computing Surveys, 34(2):171-210, 2002.
46. S. A. Cook. The complexity of theorem-proving procedures. In Proceedings of the 3rd ACM Symposium on Theory of Computing, pages 151-158, 1971.
47. S. Corbetta, F. Ferrandi, M. Morandi, M. Novati, M. D. Santambrogio, and D. Sciuto. Two novel approaches to online partial bitstream relocation in a dynamically reconfigurable system. In IEEE Computer Society Annual Symposium on VLSI, pages 457-458, May 2007.
48. IBM Corporation. The CoreConnect Bus Architecture, white paper. International Business Machines Corporation, 2004.
49. K. Danne and M. Platzner. Periodic real-time scheduling for FPGA computers. In Proceedings of the 3rd International Workshop on Intelligent Solutions in Embedded Systems, pages 117-127. IEEE CS Press, May 2005.
50. M. Davis, G. Logemann, and D. Loveland. A machine program for theorem proving. Communications of the ACM, 5:394-397, 1962.
51. M. Davis and H. Putnam. A computing procedure for quantification theory. Journal of the ACM, 7(3):201-215, 1960.
52. A. DeHon, J. Adams, M. DeLorimier, N. Kapre, Y. Matsuda, H. Naeimi, M. Vanier, and M. Wrighton. Design patterns for reconfigurable computing. In Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM04), pages 13-23, April 2004.
53. A. E. Dehon. DPGA-coupled microprocessors: commodity ICs for the early 21st century. In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, pages 31-39, 1994.
54. R. P. Dick, D. L. Rhodes, and W. Wolf. TGFF: task graphs for free. In Proceedings of the 6th International Workshop on Hardware/Software Codesign, pages 97-101. IEEE CS Press, March 1998.
55. O. Diessel, H. Elgindy, M. Middendorf, H. Schmeck, and B. Schmidt. Dynamic scheduling of tasks on partially reconfigurable FPGAs. In IEE Proceedings on Computers and Digital Techniques, pages 181-188, May 2000.
56. A. Donato, F. Ferrandi, M. Redaelli, M. D. Santambrogio, and D. Sciuto. Caronte: a complete methodology for the implementation of partially dynamically self-reconfiguring systems on FPGA platforms. In Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM05), pages 321- 322, April 2005.
57. A. Donato, F. Ferrandi, M. Redaelli, M. D. Santambrogio, and D. Sciuto. Exploiting partial dynamic reconfiguration for SoC design of complex application on FPGA platforms. VLSI-SoC: From Systems to Silicon, pages 87-109, 2007.
58. A. Donato, F. Ferrandi, M. D. Santambrogio, and D. Sciuto. Operating system support for dynamically reconfigurable SoC architectures. In Proceedings of the IEEE International SOC Conference, pages 233-238, September 2005.
59. M. Dyer and M. Wirz. Reconfigurable System on FPGA. Diploma Thesis, ETH Zurich, Winter Term, 2001/2002.
60. V. Ech, P. Kalra, R. LeBlanc, and J. McManus. In-Circuit Partial Reconfiguration of RocketIO Attributes. Technical Report XAPP662, Xilinx Inc., January 2003.
61. R. Enzler, C. Plessi, and M. Platzner. System-level performance evaluation of reconfigurable processors. Microprocessors and Microsystems, 29(2-3):63-73, April 2005.
62. G. Estrin. Organization of computer systems: The fixed plus variable structure computer. In Proceedings of the Western Joint Computer Conference, pages 33-40, May 1960.
63. J. Resano et al. Specific scheduling support to minimize the reconfiguration overhead of dynamically reconfigurable hardware. In Proceedings of the 41st Annual Conference on Design Automation (DAC2004), pages 119-125, June 2004.
64. F. Ferrandi, L. Fossati, M. Lattuada, G. Palermo, D. Sciuto, and A. Tumeo. Partitioning and mapping for the hArtes European project, 2007.
65. F. Ferrandi, M. Morandi, M. Novati, M. D. Santambrogio, and D. Sciuto. Dynamic reconfiguration: Core relocation via partial bitstreams filtering with minimal overhead. In 8th International Symposium on System-on-Chip, pages 33-36, November 2006.
66. F. Ferrandi, M. Redaelli, M. D. Santambrogio, and D. Sciuto. Solving the coloring problem to schedule on partially dynamically reconfigurable hardware. In 13th International Conference on Very Large Scale Integration, pages 97-102, 2005.
67. G. Fey, R. Drechsler, and M. Ali. An approach to formal verification of reconfigurable systems. In Proceedings of the 1st IFIP WG 10.5 Workshop on Frontiers in Automotive Electronics, 2003.
68. R. J. Fong, S. J. Harper, and P. M. Athanas. A versatile framework for FPGA field updates: an application of partial self-reconfiguation. rsp, 00:117, 2003.
69. W. Fornaciari and V. Piuri. Virtual FPGAs: some steps behind the physical barriers. In IPPS/SPDP Workshops, pages 7-12, 1998.
70. S. Ganesan and R. Vemuri. An integrated temporal partitioning and partial reconfiguration technique for design latency improvement. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE00), pages 27-30, 2000.
71. S. Ghiasi and M. Sarrafzadeh. Optimal reconfiguration sequence management. In Proceedings of Asia South Pacific Design Automation Conference (ASP DAC), pages 359-365, 2003.
72. M. Giorgetta, M. D. Santambrogio, P. Spoletini, and D. Sciuto. A graph-coloring approach to the allocation and tasks scheduling for reconfigurable architectures. In 14th IFIP International Conference on Very Large Scale Integration-IFIP VLSI-SOC, pages 24-29, October 2006.
73. M. Gokhale and P. S. Graham. Reconfigurable Computing - Accelerating Computation with Field-Programmable Gate Arrays. Springer, 2005.
74. S. C. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M. Moe, and R. R. Taylor. Piperench: a reconfigurable architecture and compiler. Computer, 33(4):70-77, Apr 2000.
75. J. Gu, P. W. Purdom, J. Franco, and B. W. Wah. Algorithms for the satisfiability (SAT) problem: a survey. DIMACS Series in Discrete Math and Theoretical Computer Science, 35:19-151, 1997.
76. J. Hagemeyer, B. Keltelhoit, M. Koester, and M. Pomnann. A design methodology for communication infrastructures on partially reconfigurable FPGAs. In Proceedings of the 17th IEEE International Conference on Field Programmable Logic and Applications (FPL 2007), pages 331-338, August 2007.
77. J. Hagemeyer, B. Kettelhoit, M. Koester, and M. Porrmann. Design of homogeneous communication infrastructures for partially reconfigurable FPGAs. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, pages 238-247. CSREA Press, June 2007.
78. M. Handa, R. Radhakrishnan, M. Mukherjee, and R. Vemuri. A fast macro based compilation methodology for partially reconfigurable FPGA designs. In 16th International Conference on VLSI Design, pages 91-96, January 2003.
79. M. Handa and R. Vemuri. An efficient algorithm for finding empty rectangles for online FPGA placement. In Proceedings of the 41st Annual Conference on Design Automation (DAC2004), pages 960-V965. ACM Press, June 2004.
80. M. Handa and R. Vemuri. Hardware assisted two dimensional ultra fast online placement. International Journal of Embedded Systems (IJES), 1:291-V299, June 2006.
81. R. Hartenstein. Why we need reconfigurable computing education. In Proceedings of the 1st International Workshop on Reconfigurable Computing Education, pages 1-11, March 2006.
82. J.R. Hauser and J. Wawrzynek. Garp: a MIPS processor with a reconfigurable coprocessor. In Proceedings of the 5th Annual IEEE Symposium on FPGAs for Custom Computing Machines, pages 12-21, Apr 1997.
83. R. Hecht, S. Kubisch, H. Michelsen, E. Zeeb, and D. Timmermann. A distributed object system approach for dynamic reconfiguration. In Proceedings of the 20th International Symposium on Parallel and Distributed Processing Symposium, April 2006.
84. J. L. Hennessy and D. A. Patterson. Computer Architecture-A Quantitative Approach (Fourth Edition). Morgan Kaufmann, 2007.
85. E. L. Horta and J. W. Lockwood. PARBIT: a tool to transform bitfiles to implement partial reconfiguration of field programmable gate arrays (FPGAs). Washington University, Department of Computer Science, Technical Report WUCS-01-13, July 2001.
86. E. L. Horta and J. W. Lockwood. Automated method to generate bitstream intellectual property cores for Virtex FPGAs. In Proceedings of the International Conference on Field Programmable Logic and Application, pages 975-979, 2004.
87. E. L. Horta, J. W. Lockwood, D. E. Taylor, and D. Parlour. Dynamic hardware plugins in an FPGA with partial run-time reconfiguration. In Proceedings of the 39st Annual Conference on Design Automation (DAC2002), pages 343-348. ACM, 2002.
88. P.-A. Hsiung, C.-H. Huang, and Y.-H. Chen. Hardware task scheduling and placement in operating systems for dynamically reconfigurable SoC. Journal of Embedded Computing, 2008. To appear.
89. P.-A. Hsiung, C.-H. Huang, and C.-F. Liao. Perfecto: A SystemC-based performance evaluation framework for dynamically partially reconfigurable systems. In Proceedings of the 16th IEEE International Conference on Field Programmable Logic and Applications (FPL 2006), pages 190-198. IEEE CS Press, August 2006.
90. P.-A. Hsiung, C.-S. Lin, and C.-F. Liao. Perfecto: A SystemC-based design space exploration framework for dynamically partially reconfigurable systems. ACM Transactions on Reconfigurable Technology and Systems, 1(3):1-30, 2008.
91. P.-A. Hsiung and C.-W. Liu. Exploiting hardware and software low power techniques for energy efficient co-scheduling in dynamically reconfigurable systems. In Proceedings of the 17th IEEE International Conference on Field-Programmable Logic and Applications (FPL 2007), pages 165-170. IEEE CS Press, August 2007.
92. P.-A. Hsiung, P.-H. Lu, and C.-W. Liu. Energy efficient hardware-software co-scheduling in dynamically reconfigurable systems. In Proceedings of the International Conference on Hardware-Software Codesign and System Synthesis, pages 87-92. ACM Press, September 2007.
93. C.-H. Huang and P.-A. Hsiung. UML-based hardware/software codesign for partially reconfigurable systems. In Proceedings of the 13th IEEE Asia-Pacific Computer Systems Architecture Conference (AC-SAC), pages 1-6, August 2008. doi: 10.1109/APCSAC.2008.4625436.
94. R. D. Hudson, D. Lehn, J. Hess, J. Atwell, D. Moye, K. Shiring, and P. Athanas. Spatio-temporal partitioning of computational structures onto configurable computing machines. In Configurable Computing: Technology and Applications, Proc. SPIE 3526, pages 62-71. SPIE - The International Society for Optical Engineering, 1998.
95. Xilinx Inc. Two Flows of Partial Reconfiguration: Module Based or Difference Based. Technical Report XAPP290, Xilinx Inc., November 2003.
96. Xilinx Inc. Virtex Series Configuration Architecture User Guide. Technical Report XAPP151, Xilinx Inc., March 2003.
97. Xilinx Inc. Opb hwicap (v1.00.b) product specification. Technical report, Xilinx Inc., March 2005.
98. Xilinx Inc. Early Access Partial Reconfiguration Guide. Xilinx Inc., 2006.
99. Xilinx Inc. Embedded Development Kit EDK 8.2i. Xilinx Inc., 2006.
100. Xilinx Inc. Virtex-4 configuration user guide. Technical Report ug71, Xilinx Inc., January 2007.
101. Xilinx Inc. Virtex-4 user guide. Technical Report ug70, Xilinx Inc., March 2007.
102. Xilinx Inc. Virtex-5 user guide. Technical Report ug190, Xilinx Inc., February 2007.
103. Xilinx Inc. Xilinx: Virtex series FPGAs. http://www.xilinx.com/products/silicon solutions/fpgas/virtex/index.htm, 2007.
104. Xilinx Inc. PlanAhead User Guide. Xilinx Inc., July 27, 2007.
105. K. Jafri, N. Jafri, and S. Khan. Constraint based temporal partitioning model for partial reconfigurable architectures. In Proceedings of IEEE INIMIC, pages 242-246, 2003.
106. TU Kaiserslautern. The configware page, 2007. http://configware.org.
107. TU Kaiserslautern. The flowware page, 2007. http://flowware.net.
108. H. Kalte and M. Porrmann. REPLICA2Pro: Task relocation by bitstream manipulation in Virtex-II/Pro FPGAs. In Proc. of the ACM International Conference on Computing Frontiers, 2006.
109. H. Kalte, M. Porrmann, and U. Ruckert. A prototyping platform for dynamically reconfigurable system on chip designs. In Proceedings of the IEEE Workshop Heterogeneous Reconfigurable Systems-on-Chip, 2002.
110. H. Kalte, M. Porrmann, and U. Rückert. System-on-programmable-chip approach enabling online fine-grained 1D-placement. In Proceedings of the 18th International Parallel and Distributed Processing Symposium (IPDPS)-Reconfigurable Architectures Workshop (RAW). IEEE Computer Society, 2004.
111. R. K. Karanam, A. Ravindran, A. Mukherjee, C. Gibas, and A. B. Wilkinson. Using FPGA-based hybrid computers for bioinformatics applications. Xcell journal, 2006.
112. M. Kaul and R. Vemuri. Optimal temporal partitioning and synthesis for reconfigurable architectures. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE98), February 1998.
113. M. Kaul and R. Vemuri. Temporal partitioning combined with design space exploration for latency minimization of run-time reconfigured design. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE99), pages 202-209, 1999.
114. M. Kaul, R. Vemuri, S. Govindarqjan, and I. Ouaiss. An automated temporal partitioning and loop fission approach for FPGA based reconfigurable synthesis of dsp applications. In Proceedings of the 36st Annual Conference on Design Automation (DAC1999), pages 616-622. IEEE Computer Society, 1999.
115. D. Koch, C. Beckhoff, and J. Teich. RECOBUS-Builder-a novel tool and technique to build statically and dynamically reconfigurable systems for FPGAs. In Proceedings of the 18th IEEE International Conference on Field Programmable Logic and Applications (FPL 2008), pages 119-124, September 2008.
116. D. Koch, C. Haubelt, and J. Teich. Efficient reconfigurable on-chip buses for FPGAs. In Proceedings of the 16th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM08), 2008.
117. M. Koester, H. Kalte, and M. Porrmann. Task placement for heterogeneous reconfigurable architectures. In Proceedings of the IEEE 2005 Conference on Field-Programmable Technology (FPT05), pages 343- 348, December 2005.
118. Y. E. Krasteva, E. de la Torre, T. Riesgo, and D. Joly. Virtex II FPGA bitstream maniplation: Application to reconfiguration control systems. In Proceedings of the 16th IEEE International Conference on Field Programmable Logic and Applications (FPL 2006), pages 1-4, August 2006.
119. Y. E. Krasteva, A. B. Jimeno, E. de la Torre, and T. Riesgo. Straight method for reallocation of complex cores by dynamic reconfiguration in Virtex II FPGAs. In 16th IEEE International Workshop on Rapid System Prototyping, (RSP2005), June 2005.
120. J. Krinke. Identifying similar code with program dependence graphs. In Proceedings of Eighth Working Conference on Reverse Engineering, pages 301-309, 2001.
121. T. Kutzschebauch. Efficient logic optimization using regularity extraction. In 2000 IEEE International Conference on Computer Design (ICCD00), pages 487-493, 2000.
122. D. Lavenier, S. Guyetant, S. Derrien, and S. Rubini. A reconfigurable parallel disk system for filtering genomic banks. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, 2003.
123. M.-H. Lee, H. Singh, G. Lu, N. Bagherzadeh, F. J. Kurdahi, E. M. C. Filho, and V. C. Alves. Design and implementation of the morphosys reconfigurable computing processor. J. VLSI Signal Process. Syst., 24(2- 3):147-164, 2000.
124. H.-W. Liao. Multi-objective placement of reconfigurable hardware tasks in real-time systems. Master’s thesis, National Chung Cheng University, June 2007.
125. X. P. Ling and H. Amano. Performance evaluation of wasmii: a data driven computer on a virtual hardware. In PARLE, pages 610-621, 1993.
126. C.-W. Liu. Energy efficient hardware/software co-scheduling in reconfigurable systems. Master’s thesis, National Chung Cheng University, 2006.
127. S. M. Loo and B. E. Wells. Task scheduling in a finite-resource, reconfigurable hardware/software codesign environment. INFORMS Journal on Computing, 18(2):151-172, Spring 2006.
128. G. Lu, H. Singh, M.-H. Lee, N. Bagherzadeh, F. J. Kurdahi, and E. M. C. Filho. The morphosys parallel reconfigurable system. In European Conference on Parallel Processing, pages 727-734, 1999.
129. P. Lysaght, B. Blodget, J. Mason, J. Young, and B. Bridgford. Invited paper: Enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration of Xilinx FPGAs. In Proceedings of the 16th IEEE International Conference on Field Programmable Logic and Applications (FPL 2006), pages 1-6. IEEE CS Press, August 2006.
130. R. Maestre, M. Fernández, R. Hermida, and N. Bagherzadeh. A framework for scheduling and context allocation in reconfigurable computing. In ISSS, pages 134-140, 1999.
131. T. Marescaux, J.-Y. Mignolet, A. Bartic, W. Moffat, D. Verkest, S. Vernalde, and R. Lauwereins. Networks on chip as hardware components of an OS for reconfigurable systems. In Proceedings of the 13th IEEE International Conference on Field Programmable Logic and Applications (FPL 2003), volume 2778 of Lecture Notes in Computer Science (LNCS), pages 595-605, September 2003.
132. B. Mei, P. Schaumont, and S. Vernalde. A hardware-software parition-ing and scheduling algorithm for dynamically reconfigurable embedded systems. In Proceedings of the 11th ProRISC Workshop on Circuits, Systems and Signal Processing, November 2000.
133. J. Mignolet, S. Vernalde, D. Verkest, and R. Lauwereins. Enabling hardware-software multitasking on a reconfigurable computing platform for networked portable multimedia appliances. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, pages 116-122. IEEE CS Press, June 2002.
134. J.-Y. Mignolet, V. Nollet, P. Coene, D. Verkest, S. Vernalde, and R. Lauwereins. Infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable system-on-chip. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE03), pages 986-991, March 2003.
135. M. Murgida, A. Panella, V. Rana, M. D. Santambrogio, and D. Sciuto. Fast IP-core generation in a partial dynamic reconfiguration workflow. In 14th IFIP International Conference on Very Large Scale Integration-IFIP VLSI-SOC, pages 74-79, October 2006.
136. J. Noguera and R. M. Badia. Dynamic run-time HW/SW scheduling techniques for reconfigurable architectures. In Proceedings of the International Conference on Hardware-Software Codesign, pages 205-210. ACM Press, May 2002.
137. J. Noguera and R. M. Badia. System-level power-performance trade-offs in task scheduling for dynamically reconfigurable architectures. In Pro-ceedings of the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems, pages 78-83. ACM Press, October 2003.
138. J. Noguera and R. M. Badia. Multitasking on reconfigurable architectures: Microarchitecture support and dynamic scheduling. ACM Transactions on Embedded Computing Systems, 3(2):385-406, May 2004.
139. V. Nollet, P. Coene, D. Verkest, S. Vernalde, and R. Lauwereins. Designing an operating system for a heterogeneous reconfigurable SoC. In Proceedings of the 17th International Symposium on Parallel and Distributed Processing, page 174. IEEE CS Press, April 2003.
140. V. Nollet, T. Marescaux, D. Verkest, J.-Y. Mignolet, and S. Vernalde. Operating system controlled network-on-chip. In Proceedings of the 41st Annual Conference on Design Automation (DAC2004), pages 256-259, June 2004.
141. M. J. Osborne. An Introduction to Game Theory. Oxford University Press, 2002.
142. Open SystemC Initiative (OSCI). SystemC User’s Guide. http://www.systemc.org/, 2008.
143. J. Ou, S. Choi, and V. K. Prasanna. Energy-efficient hardware/software co-synthesis for a class of applications on reconfigurable SoCs. International Journal of Embedded Systems, 1(1/2):91-102, January 2005.
144. I. Ouaiss, S. Govindarajan, V. Srinivasan, M. Kaul, and R. Vemuri. An integrated partitioning and synthesis system for dynamically reconfigurable multi-FPGA architectures. In IPPS/SPDP Workshops, pages 31-36, 1998.
145. A. Pandey and R. Vemuri. Combined temporal partitioning and scheduling for reconfigurable architectures. In Reconfigurable Technology: FPGAs for Computing and Applications, Proc. SPIE 3844, pages 93-103, Bellingham, WA, 1999. SPIE - The International Society for Optical Engineering.
146. H. Parizzi, A. Niktash, N. Bagherzadeh, and F.J. Kurdahi. MorphoSys: A Coarse Grain Reconfigurable Architecture for Multimedia Applications. In Euro-Par 2002, 2002.
147. A. Pelkonen, K. Masselos, and M. Cupák. System-level modeling of dynamically reconfigurable hardware with SystemC. In Proceedings of the 10th Reconfigurable Architectures Workshop (RAW), page 174. IEEE CS Press, April 2003.
148. A. Pelkonen, K. Masselos, and M. Cupék. System-level modeling of dynamically reconfigurable hardware with systemc. In Proceedings of the 17th Int. Symposium on Parallel and Distributed Processing (PDPS03). IEEE Computer Society, 2003.
149. R. Pellizzoni and M. Caccamo. Adaptive allocation of software and hardware real-time tasks for FPGA-based embedded systems. In Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pages 208-220. IEEE CS Press, April 2006.
150. K. M. G. Purna and D. Bhatia. Temporal partitioning and scheduling data flow graphs for reconfigurable computers. IEEE Trans. Comput., 48(6):579-590, 1999.
151. Y. Qu, K. Tiensyrjä, and K. Masselos. System-level modeling of dynamically reconfigurable co-processors. In Proceedings of the 14th IEEE International Conference on Field Programmable Logic and Application (FPL 2004), volume 3203, pages 881-885. Springer Verlag, August 2004.
152. V. Rana, M. D. Santambrogio, and D. Sciuto. Dynamic reconfigurabil-ity in embedded system design. In IEEE International Symposium on Circuits and Systems, pages 2734-2737. IEEE, May 2007.
153. D.S. Rao and F.J. Kurdahi. On clustering for maximal regularity extraction. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 12(8):1198-1208, 1993.
154. J. Resano, D. Mozos, and F. Catthoor. A hybrid prefetch scheduling heuristic to minimize at run-time the reconfiguration overhead of dynamically reconfigurable hardware. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE05), volume 1, pages 106-111. IEEE CS Press, March 2005.
155. J. Resano, D. Mozos, D. Verkest, F. Catthoor, and S. Vernalde. Specific scheduling support to minimize the reconfiguration overhead of dynamically reconfigurable hardware. In Proceedings of the 41st Annual Conference on Design Automation (DAC2004), pages 119-124. ACM Press, June 2004.
156. J. Resano, D. Mozos, D. Verkest, S. Vernalde, and F. Catthoor. Run-time minimization of reconfiguration overhead in dynamically reconfigurable systems. In Proceedings of the 13th IEEE International Conference on Field-Programmable Logic and Applications (FPL 2003), pages 585-594. Springer Verlag, September 2003.
157. Tanner Research. Reconfigurable computing, December 2007. http://www.reconfig-computing.com/default.htm.
158. T. Rissa, A. Donlin, and W. Luk. Evaluation of SystemC modelling of reconfigurable embedded systems. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE05), volume 3, pages 253-258, March 2005.
159. A.P.E. Rosiello, F. Ferrandi, D. Pandini, and D. Sciuto. A hash-based approach for functional regularity extraction during logic synthesis. IEEE Computer Society Annual Symposium on VLSI (ISVLSI07), pages 92-97, March 2007.
160. P.J. Roxby, E.C. Prada, and S. Charlwood. Core-based design methodology for reconfigurable computing applications. IEEE Proceeding Comp. Digital Techonology, 157(3), May 2000.
161. M. Sanchez-Elez, M. Fernandez, M. Anido, H. Du, N. Bagherzadeh, and R. Hermida. Low-energy data management for different on-chip memory levels in multi-context reconfigurable architectures. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE03), volume 1, pages 36-41. IEEE CS Press, March 2003.
162. M. Santambrogio. Hardware-Software Codesign Methodologies for Dynamically Reconfigurable Systems. PhD thesis, Politecnico Di Milano, Italy, February 2008.
163. M. D. Santambrogio and D. Sciuto. Design methodology for partial dynamic reconfiguration: a new degree of freedom in the hw/sw codesign. In IEEE International Parallel and Distributed Processing Symposium (IPDPS08)-Reconfigurable Architecture Workshop-RAW, page available online, 2008.
164. J. Schewel. Hardware/software codesign system using reconfigurable computing technology. In Proceedings of the 12th International Parallel Processing Symposium and the 9th Symposium on Parallel and Distributed Processing (IPPS/SPDP), pages 620-625, March 1998.
165. P. Sedcole, B. Blodget, T. Becker, J. Anderson, and P. Lysaght. Modular dynamic reconfiguration in Virtex FPGAs. IEE Proceedings Computers and Digital Techniques, 153(3):157-164, 2006.
166. L. Shang, R. P. Dick, and N. K. Jha. SLOPES: Hardware-software cosynthesis of low-power real-time distributed embedded systems with dynamically reconfigurable FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26(3):508-526, March 2007.
167. L. Shang and N. Jha. Hardware-software co-synthesis of low power real-time distributed embedded systems with dynamically reconfigurable FPGAs. In Proceedings of the International Conference on VLSI Design, pages 345-352. IEEE CS Press, January 2002.
168. J.-S. Shen and P.-A. Hsiung. Reconfigurable Network-on-Chip. IGI Global, USA, 2009.
169. K.-J. Shih, P.-A. Hsiung, and C.-C. Hung. Reconfigurable hardware module sequencer - a tradeoff between networked and data flow architectures. In Proceedings of the International Conference on Field-Programmable Technology (ICFPT), pages 237-240. IEEE Computer Society Press, December 2007.
170. H. Singh, M.-H. Lee, G. Lu, F.J. Kurdahi, N. Bagherzadeh, and E. M. C. Filho. MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Transactions on Computers, 49(5):465-481, 2000.
171. H. Singh, G. Lu, M.-H. Lee, E. Filho, R. Maestre, F. Kurdahi, and N. Bagherzadeh. Morphosys: case study of a reconfigurable computing system targeting multimedia applications. In Proceedings of the 37th Annual Conference on Design Automation (DAC2000), pages 573-578, 2000.
172. S. Singh and C. J. Lillieroth. Formal verification of reconfigurable cores. In Proceedings of the 7th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), pages 25-32. IEEE CS Press, April 1999.
173. L. Singhal and E. Bozorgzadeh. Multi-layer floorplanning on a sequence of reconfigurable design. In Proceedings of the 16th IEEE International Conference on Field Programmable Logic and Applications (FPL 2006), pages 1-8, 2006.
174. I. Skilarova and A. Ferrari. Reconfigurable hardware SAT solvers: A survey of systems. IEEE Transactions on Computers, 53(11):1449-1461, November 2004.
175. H. K.-H. So and R. W. Brodersen. Improving usability of FPGA-based reconfigurable computers through operating system support. In Proceedings of the 16th IEEE International Conference on Field Programmable Logic and Applications (FPL 2006), pages 349-354, August 2006.
176. H. K.-H. So and R. W. Brodersen. A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH. ACM Transactions on Embedded Computing Systems, 7(2):(article no. 14), February 2008.
177. C. Steiger, H. Walder, and M. Platzner. Heuristics for online scheduling real-time tasks to partially reconfigurable devices. In Proceedings of the 13th IEEE International Conference on Field Programmable Logic and Applications (FPL 2003), pages 575-584, September 2003.
178. C. Steiger, H. Walder, and M. Platzner. Operating systems for reconfigurable embedded platforms: Online scheduling of real-time tasks. IEEE Transactions on Computers, 53(11):1393-1407, November 2004.
179. C. Steiger, H. Walder, M. Platzner, and L. Thiele. Online scheduling and placement of real-time tasks to partially reconfigurable devices. In Proceedings of the 24th IEEE International Real-Time Systems Symposium, page 224. IEEE CS Press, December 2003.
180. H.-Y. Sun. Dynamic hardware-software task switching and relocation mechanisms for reconfigurable systems. Master’s thesis, National Chung Cheng University, July 2007.
181. J. Tabero, J. Septien, H. Mecha, and D. Mozos. A low fragmentation heuristic for task placement in 2D RTR HW management. In Proceedings of the International Conference on Field-Programmable Logic and Applications, pages 241-V250. Springer Verlag, August 2004.
182. J. Tabero, J. Septien, H. Mecha, and D. Mozos. Task placement heuristic based on 3D-adjacency and look-ahead in reconfigurable systems. In Proceedings of the Asia South Pacific Design Automation Conference (ASP DAC), pages 24-V27. ACM Press, January 2006.
183. S. Tapp. Configuration quick start guidelines. XAPP501, July 2003.
184. D. E. Taylor, J. W. Lockwood, and S. Dharmapurikar. Generalized rad module interface specification of the field programmable port ex-tender (fpx). Washington University, Department of Computer Science. Version 2.0, Technical Report, January 2000.
185. M. B. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Green-wald, H. Hoffman, P. Johnson, J.-W. Lee, W. Lee, A. Ma, A. Saraf, M. Seneski, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and A. Agarwal. The raw microprocessor: A computational fabric for software circuits and general-purpose programs. IEEE Micro, 22(2):25- 35, 2002.
186. Impulse Accelerated Technologies. Impulsec official web site. http://www.impulsec.com/, 2006.
187. R. Tessier and W. Burleson. Reconfigurable computing for digital signal processing: A survey. Journal of VLSI Signal Processing, 28(1-2):7-27, 2001.
188. K. Tiensyrjä, Y. Qu, Y. Zhang, M. Cupak, L. Rynders, G. Vanmeer-beeck, K. Masselos, K. Potamianos, and M. Pettissalo. SystemC and OCAPI-xl based system-level design for reconfigurable systems-on-chip. In Proceedings of the International Forum on Specification & Design Languages (FDL), pages 428-429, September 2004.
189. N. Tredennick. The case for reconfigurable computing. Microprocessor Report, 10(10):25-27, 1996.
190. C.-H. Tseng and P.-A. Hsiung. A UML-based design flow and partitioning methodology for dynamically reconfigurable systems. In Proceed-ings of the IFIP International Conference on Embedded and Ubiquitous Computing (EUC2005), Lecture Notes in Computer Science (LNCS), volume 3824, pages 479-488, December 2005.
191. C. W. Tseng. XAPP452 Spartan-3 Advanced Configuration Architecture. Xilinx Inc., 1.0 edition, December 2004.
192. M. Ullmann, M. Hübner, B. Grimm, and J. Becker. An FPGA run-time system for dynamical on-demand reconfiguration. In Proceedings of the 18th International Parallel and Distributed Processing Symposium, 2004.
193. F. Vahid and T. Givargis. Embedded Systems Design - A Unified Hardware/Software Introduction. John Wiley & Sons Inc., 2002.
194. M. Vasilko. DYNASTY: A temporal floorplanning based CAD framework for dynamically reconfigurable logic systems. In Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications, pages 124-133, 1999.
195. M. Vasilko and D. Ait-Boudaoud. Architectural synthesis techniques for dynamically reconfigurable logic. In Proceedings of the 6th International Workshop on Field-Programmable Logic, pages 290-296, 1996.
196. M. Vasilko and G. Benyon-Tinker. Automatic temporal floorplanning with guaranteed solution feasibility. In Proceedings of the The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications, pages 656-664, 2000.
197. N. S. Voros and K. Masselos. System Level Design of Reconfigurable Systems-on-Chip. Springer, 2005.
198. B. Wade. Application Notes 416. Using an RPM Grid Macro to Control Block RAM-to-FF Timing. Xilinx Inc., August 2002.
199. H. Walder and M. Platzner. Online scheduling for block-partitioned reconfigurable devices. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE03), volume 1, pages 10290- 10295, March 2003.
200. H. Walder and M. Platzner. Reconfigurable hardware operating systems: From concepts to realizations. In Proceedings of the 3rd International Conference on Engineering of Reconfigurable Systems and Applications (ERSA), pages 284-287, June 2003.
201. H. Walder, C. Steiger, and M. Platzner. Fast online task placement on FPGAs: Free space partitioning and 2D-hashing. In Proceedings on Parallel and Distributed Processing Symposium, volume 17, page 8. IEEE CS Press, April 2003.
202. A. Weisensee and D. Nathan. A self-reconfigurable computing platform hardware architecture, 2004.
203. M. Wermelinger, A. Lopes, and J. Fiadeiro. A graph based architectural (re)configuration language. In Proceedings of the Joint European Software Engineering Conference and Symposium on the Foundations of Software Engineering (ESEC/FSE). ACM Press, 2001.
204. G. Wigley and D. Kearney. The development of an operating system for reconfigurable computing. In Proceedings of the 9th IEEE Symposium on Field-Programmable Custom Computing Machines, pages 249-250, 2001.
205. G. Wigley and D. Kearney. The first real operating system for reconfigurable computers. In Proceedings of the 6th Australasian Computer Systems Architecture Conference, pages 130-137, 2001.
206. G. Wigley and D. Kearney. The management of applications for reconfigurable computing using an operating system. In Proceedings of the 7th Asia-Pacific Computer Systems Architectures Conference, pages 73-81, January 2002.
207. G. Wigley, D. Kearney, and M. Jasiunas. ReConfigME: a detailed implementation of an operating system for reconfigurable computing. In Proceedings of the 20th International Symposium on Parallel and Distributed Processing, page 8, April 2006.
208. G. Wigley, D. Kearney, and D. Warren. Introducing ReConfigME: An operating system for reconfigurable computing. In Proceedings of the 12th IEEE International Conference on Field Programmable Logic and Applications (FPL 2002), pages 687-697, 2002.
209. J. A. Williams and N. W. Bergmann. Embedded Linux as a platform for dynamically self-reconfiguring systems-on-chip. In Proceedings of International Conference on Engineering of Reconfigurable Systems and Algorithms, pages 163-169. CSREA Press, June 2004.
210. W. L. Winston. Introduction to Mathematical Programming: Applications and Algorithms. Duxbury Resource Center, 2003.
211. Xilinx. Partial Reconfiguration Early Access Software Tool. Xilinx Inc. http://www.xilinx.com/support/prealounge/protected/index.htm.
212. Xilinx. ML401/ML402/ML403 Evaluation Platform User Guide, UG080 (v2.5), 2006.
213. Xilinx. UG208 - Early Access Partial Reconfiguration User Guide, 2006.
214. Xilinx. ML310 User Guide, 2007.
215. Inc. Xilinx. Microblaze processor reference guide. Embedded Development Kit, EDK 8.2i. Xilinx User Guide v6.0, June 2006.
216. TM Platform FPGA Data Sheet, 2003.
217. Xilinx Inc. Spartan-3 FPGA Family: Complete Data Sheet. Xilinx Inc., 2007.
218. Xilinx Inc. UG012 Virtex-II Pro FPGA User Guide. Xilinx Inc., 4.2 edition, November 2007.
219. Xilinx Inc. Virtex-4 Family Overview. Xilinx Inc., 2007.
220. X. Yan and J. Han. Closegraph: mining closed frequent graph patterns. In KDD ’03: Proceedings of the Ninth ACM SIGKDD International Conference on Knowledge Discovery and Data Mining, pages 286-295. ACM Press, 2003.
221. P. Yang, C. Wong, P. Marchal, F. Catthoor, D. Desmet, D. Verkest, and R. Lauwereins. Energy-aware runtime scheduling for embedded multiprocessor SoCs. IEEE Journal on Design and Test of Computers, 18(5):46-58, September 2001.
222. M. J. Zaki. Efficiently mining frequent trees in a forest: algorithms and applications. IEEE Transactions on Knowledge and Data Engineering, 17(8):1021-1035, 2005.