From reconfigurable architectures to self-adaptive autonomic systemss

Proceedings - 12th IEEE International Conference on Computational Science and Engineering, CSE 2009

Volumn 2, Issue , 2009, Pages 926-931

  Santambrogio, Marco D ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Codesign; Reconfiguration; Runtime adaptability; Self adaptive systems; Terms performance

Indexed keywords

AUTONOMIC COMPUTING SYSTEM; CO-DESIGNS; COMPLEX INFRASTRUCTURES; COMPUTE-INTENSIVE TASKS; DESIGN SPACE EXPLORATION; DYNAMIC RE-CONFIGURATION; HARDWARE/SOFTWARE; HUMAN INTERVENTION; RECONFIGURABLE ARCHITECTURE; RECONFIGURABLE DEVICES; RECONFIGURABLE HARDWARES; RUNTIMES; SELF-ADAPTIVE; SELF-ADAPTIVE SYSTEM; SYSTEM COMPONENTS; SYSTEMS-ON-A CHIPS; TEMPORAL DOMAIN;

ADAPTIVE SYSTEMS; DYNAMIC MODELS; LARGE SCALE SYSTEMS; SPACE RESEARCH;

UBIQUITOUS COMPUTING;

EID: 70749087404     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CSE.2009.490     Document Type: Conference Paper

References (54)

1. J. O. Kephart and D. M. Chess, "The vision of autonomic computing," Computer, vol. 36, no. 1, pp. 41-50, 2003.
2. Intel, "Reliability, availability, and serviceability for the always-on enterprise, the enhanced ras capabilities of intel processor-based server platforms simplify 24x7 business solutions," Online document, www.intel.com/assets/pdf/whitepaper/ras.pdf, 2005.
3. J. Castillo, P. Huerta, V. López, and J. I. Mart́nez, "A secure selfreconfiguring architecture based on open-source hardware," in International Conference on Reconfigurable Computing and FPGAs (ReCon- Fig'05), 2005.
4. K. Danne, C. Bobda, and H. Kalte, "Run-time exchange of mechatronic controllers using partial hardware reconfiguration," 2003, pp. 272-281.
5. A. P. Chaubal, "Design and implementation of an fpga-based partially reconfigurable network controller," Master's thesis, Virginia Polytechnic Institute and State University, 2004.
6. Oracle, "Automatic workload repository (awr) in oracle database 10g," Website, http://www.oracle-base.com/articles/10g/ AutomaticWorkloadRepository10g.php.
7. R. Kumar, K. Farkas, N. Jouppi, P. Ranganathan, and D. Tullsen, "Processor power reduction via single-isa heterogeneous multi-core architectures," Computer Architecture Letters, vol. 2, no. 1, pp. 2-2, January-December 2003.
8. R. Pena-Ortiz J. Sahuquillo, A. Pont, and J. A. Gil, "Modeling continuous changes of the user's dynamic behavior in the www," pp. 175-180, 2005.
9. F. A. J. Buisson and J. L. Pazat, "Dynamic adaptation for grid computing," Lecture Notes in Computer Science. Advances in Grid Computing - EGC, pp. 538-547, 2005.
10. S. S. Vadhiyar and J. J. Dongarra, "Self adaptivity in grid computing," Concurr. Comput. : Pract. Exper., vol. 17, no. 2-4, pp. 235-257, 2005.
11. W. Gentzsch, K. Iwano, D. Johnston-WattM. Minhas, and M. Yousif, "Self-adaptable autonomic computing systems: An industry view," Database and Expert Systems Applications, 2005. Proceedings. Sixteenth International Workshop on, pp. 201-205, Aug. 2005.
12. J. S. Lovstad and P. H. Hughes, "Run-time software configuration for mobile devices using an evolutionary quantifiable deployment model," pp. 189-200, 2008.
13. A. Avritzer, R. G. Cole, and E. J. Weyuker, "Using performance signatures and software rejuvenation for worm mitigation in tactical manets," pp. 172-180, 2007.
14. D. Pescovitz, "Monsters in a box. think you know what a supercomputer is think again: The real thing will blow your mind." Wired, 8(13):341-347. Online document, http://www.wired.com/wired/archive/8.12/ supercomputers.html.
15. S. Kelem, "Virtex series configuration architecture user guide," Xilinx XAPP151, 2003.
16. Xilinx, Virtex-II Pro Data Sheet Virtex-II ProTM Platform FPGA Data Sheet. Xilinx, 2003.
17. X. Inc., "Virtex-4 user guide," Xilinx Inc., Tech. Rep. ug70, March 2007. [Online]. Available: http://www.xilinx.com/bvdocs/userguides/ug70. pdf
18. X. Inc., "Opb hwicap (v1.00.b) product specification," Xilinx Inc., Tech. Rep., March 2005.
19. V. Rana, M. Santambrogio, and D. Sciuto, "Dynamic reconfigurability in embedded system design," in IEEE International Symposium on Circuits and Systems, 2007. ISCAS 2007, May 2007, pp. 2734-2737.
20. Xilinx Inc., Application Notes 290. Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations, San Jose, California, 2004.
21. Xilinx Inc., Early Access Partial Reconfiguration Guide, Xilinx Inc., 2006.
22. Y. Li, T. Callahan, E. Darnell, R. E. Harr, U. Kurkure, and J. Stockwood, "Hardware/software codesign of embedded reconfigurable architectures," in Proceedings of the 37th Conference on Design Automation. ACM/IEEE, 2000, pp. 507-512.
23. J. Noguera and R. M. Badia, "Hw/sw codesign techniques for dynamically reconfigurable architectures," IEEE Transactions on Very Large Scale Integration Systems, vol. 10, no. 4, pp. 399-415, 2002.
24. S. Banerjee, E. Bozorgzadeh, and N. Dutt, "Physically-aware hw-sw partitioning for reconfigurable architectures with partial dynamic reconfiguration," in DAC '05: Proceedings of the 42nd annual conference on Design automation. ACM Press, 2005, pp. 335-340.
25. E. L. Horta, J. W. Lockwood, and D. Parlour, "Dynamic hardware plugins in an fpga with partial run-time reconfigurtion," pp. 844-848, 2002.
26. S. Tapp, "Configuration quick start guidelines," XAPP151, July 2003.
27. E. Horta and J. W. Lockwood, "Parbit: A tool to transform bitfiles to implement partial reconfiguration of field programmable gate arrays (fpgas)," Washington University, Department of Computer Science, Technical Report WUCS-01-13, July 2001.
28. E. Ipek, M. Kirman, N. Kirman, and J. F. Martinez, "Core fusion: accommodating software diversity in chip multiprocessors," SIGARCH Comput. Archit. News, vol. 35, no. 2, pp. 186-197, 2007.
29. O. Krieger, M. Auslander, B. Rosenburg, R. W. J. W., Xenidis, D. D. Silva, M. Ostrowski, J. Appavoo, M. Butrico, M. Mergen, A. Waterland, and V. Uhlig, "K42: building a complete operating system," pp. 133-145, 2006.
30. M. D. Santambrogio, S. O. Memik, V. Rana, U. A. Acar, and D. Sciuto, "A novel soc design methodology combining adaptive software and reconfigurable hardware," in Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design. ICCAD 2007. Piscataway, NJ, USA: IEEE Press, 2007, pp. 303-308.
31. V. Sima and K. Bertels, "Runtime decision of hardware or software execution on a heterogeneous reconfigurable platform," in IEEE International Symposium on Parallel and Distributed Processing, 2009. IPDPS 2009, May 2009.
32. K. Sigdel, M. Thompson, A. Pimente, K. Bertels, and C. Galuzzi, "System level runtime mapping exploration of reconfigurable architectures," in IEEE International Symposium on Parallel and Distributed Processing, 2009. IPDPS 2009, May 2009.
33. R. Azimi, C. Cascaval, E. Duesterwald, M. Hauswirth, K. Sudeep, P. F. Sweeney, and R. W. Wisniewski, "Performance and environment monitoring for whole-system characterization and optimization," Proceedings of the PAC2 Conference on Power/Performance Interaction with Architecture, Circuits, and Compilers, pp. 15-24, 2004.
34. C. Cascaval, E. Duesterwald, P. F. Sweeney, and R. W. Wisniewski, "Performance and environment monitoring for continuous program optimization," IBM J. Res. Dev., vol. 50, no. 2/3, pp. 239-248, 2006.
35. A. Baumann, D. D. Silva, O. Krieger, and R. W. Wisniewski, "Improving operating system availability with dynamic update," pp. 21-27, 2004.
36. C. A. N. Soules, J. Appavoo, K. Hui, R. W. Wisniewski, D. D. Silva, G. R. Ganger, O. Krieger, M. Stumm, M. Auslander, M. Ostrowski, B. Rosenburg, and J. Xenidis, "System support for online reconfiguration," 2003.
37. J. Appavoo, K. Hui, M. Stumm, R. W. Wisniewski, D. D. Silva, O. Krieger, and C. A. N. Soules, "An infrastructure for multiprocessor run-time adaptation," in WOSS '02: Proceedings of the first workshop on Self-healing systems. New York, NY, USA: ACM, 2002, pp. 3-8.
38. P. Dini, "Internet, grid, self-adaptability and beyond: are we ready?" Database and Expert Systems Applications, 2004. Proceedings. 15th International Workshop on, pp. 782-788, Aug.-3 Sept. 2004.
39. IBM, "Ibm autonomic computing website," Website, http://www.research.ibm.com/autonomic/, 2009.
40. B. Sprunt, "The basics of performance-monitoring hardware," Micro, IEEE, vol. 22, no. 4, pp. 64-71, Jul/Aug 2002.
41. B. Sprunt, "Pentium 4 performance-monitoring features," Micro, IEEE, vol. 22, no. 4, pp. 72-82, Jul/Aug 2002.
42. Intel, "Intel itanium architecture software developer's manual," Website, http://www.intel.com/design/itanium/manuals/iiasdmanual. htm, 2006.
43. N. Bartzoudis and K. McDonald-Maier, "Online monitoring of fpgabased co-processing engines embedded in dependable workstations," On-Line Testing Symposium, 2007. IOLTS 07. 13th IEEE International, pp. 79-84, July 2007.
44. Virtex-II Pro and Virtex-II ProX Virtex-II Pro and Virtex-II Pro X FPGA User Guide. Xilinx, 28 March 2007.
45. Xilinx, "Virtex-4 configuration user guide," no. ug71, January 2007. [Online]. Available: http://www.xilinx.com/bvdocs/userguides/ug71.pdf
46. Xilinx"Virtex-5 configuration user guide," no. ug191, February 2007. [Online]. Available: http://www.xilinx.com/bvdocs/userguides/ug191.pdf
47. K. Paulsson, M. Hübner, and J. Becker, "On-line optimization of fpga power-dissipation by exploiting run-time adaption of communication primitives," pp. 173-178, 2006.
48. U. A. Acar, G. E. Blelloch, and R. Harper, "Adaptive functional programming." in POPL, 2002, pp. 247-259.
49. U. A. Acar, G. E. Blelloch, R. Harper, J. L. Vittes, and S. L. M. Woo, "Dynamizing static algorithms, with applications to dynamic trees and history independence." in SODA, 2004, pp. 531-540.
50. M. Santambrogio, V. Rana, and D. Sciuto, "Operating system support for online partial dynamic reconfiguration management," in International Conference on Field Programmable Logic and Applications, 2008. FPL 2008, Sept. 2008, pp. 455-458.
51. M. D. Santambrogio, I. Beretta, V. Rana, and D. Sciuto, "On-line task management for a reconfigurable cryptographic architecture," in IEEE International Symposium on Parallel and Distributed Processing, 2009. IPDPS 2009, May 2009.
52. E. Ipek, O. Mutlu, J. F. Mart́nez, and R. Caruana, "Self-optimizing memory controllers: A reinforcement learning approach," in ISCA '08: Proceedings of the 35th International Symposium on Computer Architecture. Washington, DC, USA: IEEE Computer Society, 2008, pp. 39-50.
53. N. Thomas, G. Tanase, O. Tkachyshyn, J. Perdue, N. M. Amato, and L. Rauchwerger, "A framework for adaptive algorithm selection in stapl," in PPoPP '05: Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming. New York, NY, USA: ACM, 2005, pp. 277-288.
54. D. Wentzlaff and A. Agarwal, "Factored operating systems (fos): the case for a scalable operating system for multicores," SIGOPS Oper. Syst. Rev., vol. 43, no. 2, pp. 76-85, 2009.