Perfecto: A systemc-based performance evaluation framework for dynamically partially reconfigurable systems

Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2006, Pages 190-195

  Hsiung, Pao Ann ^a   Huang, Chun Hsian ^a   Liao, Chih Feng ^a  

^a NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SYSTEMS; FUZZY LOGIC; INTEGRATED CIRCUITS; LOGIC DEVICES; STRUCTURAL DESIGN;

CO-SCHEDULING; COMPUTATIONAL POWER; DESIGN METHODS; EVALUATION FRAMEWORK; FIELD PROGRAMMABLE LOGIC (FPL); INTERNATIONAL CONFERENCES; OPERATING SYSTEMS; PERFORMANCE EVALUATION (PE); PERFORMANCE IMPACTS; PLACEMENT ALGORITHMS; RECONFIGURABLE LOGIC (RL); RECONFIGURABLE SYSTEMS; SYSTEM DESIGNS; SYSTEM LEVELS; SYSTEM PERFORMANCES; SYSTEM-LEVEL DESIGNS; SYSTEMC; SYSTEMS ON CHIP (SOC);

LOGIC DESIGN;

EID: 38849186698     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2006.311213     Document Type: Conference Paper

References (13)

1. Compton K., Hauck S., "Reconfigurable computing: A survey of systems and software," ACM Computing Surveys, vol. 34, no. 2, pp. 171-210, June 2002.
2. Pelkonen A., Masselos K., and Cupak M., "System-level modeling of dynamically reconfigurable hardware with SystemC," Proceedings of 10th Reconfigurable Architectures Workshop (RAW), April 2003, pp. 174-181.
3. SystemC 2.0 User's Guide, http://www.systemc.org/.
4. Qu Y., Tiensyia K., and Masselos K., "System-level modelling of dynamically reconfigurable co-processors," Proceedings of 14th Field Programmable Logic and Application, LNCS vol. 3203, August 2004, pp. 881-885.
5. Steiger C., Walder H., and Platzner M. "Operating systems for reconfigurable embedded platforms: online scheduling of real-time tasks," IEEE Transactions on Computers, vol. 53, no. 11, pp. 1393-1407, November 2004.
6. Desmet D., Avasare P., Coene P., Decneut S., Hendrickx F., Marescaux T., Mignolet J.-Y., Pasko R., Schaumont P., and Verkest D., "Design of Cam-E-leon, a run-time reconfigurable web camera," Proceedings of Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation (SAMOS), LNCS vol. 2268, Springer Verlag, 2002, pp. 274-290.
7. Rakhmatov D.N. and Vrudhula S.B.K., "Hardware-software bipartitioning for dynamically reconfigurable system," Proceedings of the 10th International Symposium on Hardware-Software Codesign (CODES), ACM Press, May 2002, pp. 145-150.
8. Baleani M., Gennari F., Jiang Y., Patel Y., Brayton R.K., A. Sangiovanni-Vincentelli, "Hardware/software partitioning and Code generation of embedded control applications on a reconfigurable architecture platform," Proceedings of the 10th International Symposium on Hardware-Software Codesign (CODES), ACM Press, May 2002, pp. 151-156.
9. Loo S.M. and Wells B.E., "Task scheduling in a finite resource reconfigurable hardware/software co-design environment," to appear in INFORMS Journal on Computing.
10. Mei B., Schaumont P., and Vernalde S., "A hardware-software partitioning and scheduling algorithm for dynamically reconfigurable embedded systems," Proceedings of the 11th ProRISC Workshop on Circuits, Systems, and Signal Processing, November 2000.
11. th International Symposium on FPGAs, ACM Press, February 1998, pp. 153-160.
12. th International Symposium on FPGAs, ACM Press, February 1998, pp. 161-167.
13. Noguera J. and Badia R.M., "System-level powerperformance trade-offs in task scheduling for dynamically reconfigurable architectures," Proceedings of the International Conference on Compilers, Architectures, and Synthesis for embedded System (CASES), ACM Press, October 2003, pp. 73-83.