On the use of a UML-based HW/SW co-design platform for reconfigurable cryptographic systems

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2009, Pages 2221-2224

  Huang, Chun Hsian ^a   Hsiung, Pao Ann ^a  

^a NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYZING SYSTEM; CRYPTOGRAPHIC SYSTEMS; DIRECT INTERACTIONS; ENCRYPTION/DECRYPTION; ESTIMATION METHODS; HARD REAL-TIME; HARDWARE CONFIGURATIONS; HW/SW CODESIGN; MULTIMEDIA APPLICATIONS; RE-CONFIGURABLE; REAL SYSTEMS; RECONFIGURABLE SYSTEMS; SOFTWARE APPLICATIONS; SYSTEM DEVELOPMENT; SYSTEM MANAGEMENT;

COMPUTER SOFTWARE REUSABILITY; CRYPTOGRAPHY; MOBILE TELECOMMUNICATION SYSTEMS; REAL TIME SYSTEMS; STRUCTURAL DESIGN;

MULTIMEDIA SYSTEMS;

EID: 70350148861     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2009.5118239     Document Type: Conference Paper

References (9)

1. Rhapsody User Guide. Telelogic Inc, 2004. http://www.telelogic. com.
2. B. Steinbach, C. Dorotska and D. Fröhlich. Automated Hardware-Synthesis of UML-Models. In Proc. of the 2nd International DAC Workshop, UML for SoC Design (UML-SOC'2006). Springer Verlag, June 2005.
3. T. Beierlein, D. Fröhlich, and B. Steinbach. Model-driven Compilation of UML-Models for Reconfigurable Architectures. In Proc. of the Second RTAS Workshop on Model-Driven Embedded Systems (MoDES04), May 2004.
4. C.-H. Huang and P.-A. Hsiung. UML-Based Hardware/Software Co-Design Platform for Dynamically Partially Reconfigurable Network Security Systems. In Proc. of the 13th IEEE Asia-Pacific Computer Systems Architecture Conference (ACSAC), August 2008. (doi:10.1109/APCSAC.2008.4625436).
5. A. Lagger, A. Upegui, E. Sanchez, and I. Gonzalez. Self-Reconfigurable Pervasive Platform for Cryptographic Application. In Proc. of the 16th IEEE International Conference on Field Programmable Logic and Applications (FPL06), pages 777-780. IEEE CS Press, August 2006.
6. Nallatech. XtremeDSP Development Kit-II User Guide, Issue 4, 2004.
7. M. L. Silva and J. C. Ferreira. Support for Partial Run-Time Reconfiguration of Platform FPGAs. Journal of Systems Architecture, 52(12):709-726, December 2006.
8. Xilinx. XAPP290 - Two Flows for Partial Reconfiguration Module-Based or Difference-Based, 2004. http://www.xilinx.com.
9. Xilinx. UG208 - Early Access Partial Reconfiguration User Guide, 2006. http://www.xilinx.com.