Generic wrapper design for dynamic swappable hardware IP in partially reconfigurable systems

International Journal of Electrical Engineering

Volumn 14, Issue 3, 2007, Pages 229-238

  Huang, Chun Hsian ^a   Chang, Shih Shiue ^a   Hsiung, Pao Ann ^a  

^a NATIONAL CHUNG CHENG UNIVERSITY   (Taiwan)

Author keywords

Partially reconfigurable systems; Real time systems; Swappable hardware IP

Indexed keywords

COMPUTATION THEORY; COMPUTER HARDWARE; COMPUTER SOFTWARE; ELECTRIC NETWORK ANALYSIS; EMBEDDED SYSTEMS; REAL TIME SYSTEMS; SWITCHING;

PARTIALLY RECONFIGURABLE SYSTEMS; SWAPPABLE HARDWARE IP;

INTERNET PROTOCOLS;

EID: 34548276483     PISSN: 18123031     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Conference Paper

References (17)

1. G. Brebner, "The swappable logic unit: a paradigm for virtual hardware," in Proc. of the IEEE Symposium of FPGAs for Custom Computing Machines, Apr. 1997, pp. 77-86.
2. J. Ferreira and M. Silva, "Run-time reconfiguration support for FPGAs with embedded CPUs: The hardware layer," in Proc. of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS), vol. 4, Apr. 2005, pp. 165.a.
3. R. Gamma, R. Helm, R. Johnson, and J. Vissides: Design Patterns: Elements of Reusable Object Oriented Software, Addison-Wesley, USA, 1994.
4. H. Kalte and M. Porrmann, "Context saving and restoring for multitasking in reconfigurable systems," in Proc. of the International Conference on Field Programmable Logic and Applications (FPL), Aug. 2005, pp. 223-228.
5. D. Kearney and R. Kiefer, "Hardware context switching in a signal processing application for an FPGA custom computer," in Proc. of the 4th Australasian Computer Architecture Conference, Jan. 1999, pp. 35-46.
6. J.-Y. Mignolet, V. Nollet, P. Coene, D. Verkest, S. Vernalde, and R. Lauwereins, "Infrastructure for design and management of relocatable tasks in a heterogeneous reconfigurable system-on-chip," in Proc. of the Design Automation and Test in Europe (DATE), Mar. 2003, pp. 986-991.
7. J. Noguera and R. M. Badia, "Multitasking on reconfigurable architectures: Microarchitecture support and dynamic scheduling," ACM Transactions on Embedded Computing Systems, vol. 3, no. 2, pp. 385-406, May 2004.
8. V. Nollet, P. Coene, D. Verkest, S. Vernalde, and R. Lauwereins, "Designing an operating system for a heterogeneous reconfigurable SoC," in Proc. of the 17th International Symposium on Parallel and Distributed Processing, Apr. 2003, pp. 174.
9. H. Simmler, L. Levinson, and R. M'anner, "Multitasking on FPGA coprocessors," in Proc. of the 10th International Workshop on Field Programmable Gate Arrays (FPL), Aug. 2000, pp. 121-130.
10. C. Steiger, H. Walderand, and M. Platzners, "Operating systems for reconfigurable embedded platforms: Online scheduling of real-time tasks," IEEE Transactions on Computers, vol. 53, no. 11, pp. 1392-1407, Nov. 2004.
11. M. Ullmann, M. Hübner, B. Grimm, and J. Becker, "An FPGA run-time system for dynamical on-demand reconfiguration," in Proc. of the 11th reconfigurable Architectures Workshop (RAW), Apr. 2004, pp. 135
12. Xilinx. JBits SDK Version 2.8 for Virtex, 2001.
13. Xilinx, "OPB IPIF architecture," 2003.
14. Xilinx, "Virtex-II Pro and Virtex-II Pro X FPGA user guide," 2003.
15. Xilinx, "XAPP290 - two flows for partial reconfiguration module-based or difference-based," 2004.
16. Xilinx, "On-chip peripheral bus v2.0 with OPB arbiter," 2005.
17. Xilinx, "Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete data sheet (module 2: Functional description)," 2005.