A 9-bit, 14 μw and 0.06 mm2 pulse position modulation ADC in 90 nm digital CMOS

IEEE Journal of Solid-State Circuits

Volumn 45, Issue 9, 2010, Pages 1870-1880

  Naraghi, Shahrzad ^a,b   Courcy, Matthew ^c   Flynn, Michael P ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

^b Cirrus Logic   (United States)

^c NATIONAL SEMICONDUCTOR CORPORATION   (United States)

Author keywords

ADC; PPM; TDC

Indexed keywords

90NM CMOS; ADC; CMOS ANALOG; DIGITAL CMOS; LOW POWER; NANO-METER-SCALE; PPM; PROOF OF CONCEPT; TDC;

PACKET SWITCHING; PULSE MODULATION;

PULSE POSITION MODULATION;

EID: 77956215834     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2010.2050945     Document Type: Conference Paper

References (33)

1. M. H. Perrott, "Making better use of time in mixed-signal circuits," in 6th IEEE Dallas Circuits and Systems Workshop on System-on-Chip (DCAS 2007), pp. 1-8.
2. R. B. Staszewski et al., "All-digital TX frequency synthesizer and discrete- time receiver for Bluetooth radio in 130-nm CMOS," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2278-2291, Dec. 2004.
3. M. Z. Straayer and M. H. Perrott, "A 10-bit 20 MHz 38 mW950 MHz CT ΣΔ ADC with a 5-bit noise-shaping VCO-based quantizer and DEM circuit in 0.13 μ CMOS," in VLSI Symp. Dig. Tech. Papers, Jun. 2007, pp. 246-247.
4. B. M. Helal, M. Z. Straayer, G. Y.Wei, and M. H. Perrott, "A low jitter 1.6 GHz multiplying DLL utilizing a scrambling time-to-digital converter and digital correlation," in IEEE VLSI Symp. Dig. Tech. Papers, Jun. 2007, pp. 166-167.
5. G. Smarandoiu et al., "An All-MOS analog-to-digital converter using a constant slope approach," IEEE J. Solid-State Circuits, vol. SSC-11, no. 3, pp. 408-410, Jun. 1976.
6. E. Delagnes, D. Breton, F. Lugiez, and R. Rahmanifard, "A low power multi-channel single ramp ADC with up to 3.2 GHz virtual clock," IEEE Trans. Nucl. Sci., vol. 54, no. 5, pp. 1735-1742, Oct. 2007. (Pubitemid 47599147)
7. T. Fusayasu, "A fast integrating ADCusing precise time-to-digital conversion," in Nuclear Science Symp. Conf. Rec., Oct. 2007, vol. 1, pp. 302-304.
8. E. Allier et al., "120 nm low power asynchronous ADC," in ISLPED'O5, Aug. 2005.
9. F. Akopyan, R. Manohar, and A. B. Apsel, "A level-crossing flash asynchronous analog-to-digital converter," in Proc. 12th IEEE Int. Symp. Asynchronous Circuits and Systems (ASYNC'06).
10. B. Schell and Y. Tsividis, "A clockless ADC/DSP/DAC System with activity-dependent power dissipation and no aliasing," in IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 550-551.
11. E. Allier et al., "A new class of asynchronous A/D converters based on time quantization," in Proc. 9th Int. Symp. Asynchronous Circuits and Systems (ASYNC), May 2003, pp. 196-205.
12. H. Pekau, A. Yousif, and J. W. Haslett, "A CMOS integrated linear voltage-to-pulse-delay-time converter for time-based analog-to-digital converters," in Proc. ISCAS 2006, pp. 2373-2376.
13. J. Kim and S. Cho, "A time-based analog-to-digital converter using a multi-phase voltage-controlled oscillator," in Proc. ISCAS 2006, pp. 3934-3937.
14. T.Watanabe, T. Mizuno, and Y. Makino, "An all-digital analog-to-digital converter with 12-μV/LSB using moving-average filtering," IEEE J. Solid-State Circuits, vol. 38, no. 1, pp. 120-125, Jan. 2003.
15. A. H. Reeves, "Electrical signaling system," U.S. patent 2,272,070, Feb. 3, 1942.
16. F. Marvasti, Nonuniform Sampling Theory and Practice. Boston, MA: Kluwer Academic, 1990.
17. F. Marvasti, M. Analoui, and M. Gamshadzahi, "Recovery of signals from nonuniform samples using iterative methods," IEEE Trans. Signal Process., vol. 39, no. 4, pp. 872-878, Apr. 1991.
18. T. E. Rahkonen and J. T. Kostamovaara, "The use of stabilized CMOS delay lines for the digitization of short time intervals," IEEE J. Solid- State Circuits, vol. 28, no. 8, pp. 887-894, Aug. 1993.
19. V. Ramakrishnan and P. T. Balsara, "A wide-range, high-resolution, compact, CMOS time to digital converter," in VLSID'06, Jan. 2006.
20. P. Dudek, S. Szczepnski, and J. V. Hatfield, "A high-resolution CMOS time-to-digital converter utilizing a vernier delay line," IEEE J. Solid- State Circuits, vol. 35, no. 2, pp. 240-247, Feb. 2000.
21. J. P. Jansson, A. Mantyniemi, and J. Kostamovaara, "A CMOS time-todigital converter with better than 10 ps single-shot precision," IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1286-1296, Jun. 2006.
22. E. Raisanen-Ruotsalainen, T. Rahkonen, and J. Kostamovaara, "An integrated time-to-digital converter with 30-ps single-shot precision," IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1507-1510, Oct. 2000.
23. P. Chen et al., "A PVT insensitive Vernier-based time-to-digital converter with extended input range and high accuracy," IEEE Trans. Nucl. Sci., vol. 54, no. 2, pp. 294-302, Apr. 2007.
24. E. A. M. Klumperink et al., "Reducing MOSFET 1/f noise and power consumption by switched biasing," IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 994-1001, Jul. 2007.
25. R. B. Staszewski et al., "1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS," IEEE Trans. Circuits Syst. II, vol. 53, no. 3, pp. 220-224, Mar. 2006.
26. S. Hanzler et al., "90 nm 4.7 ps-resolution 0.7-LSB single-shot precision and 19 pJ-per-shot local passive interpolation time-to-digital converter with on-chip characterization," in IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 548-549.
27. F. Kaess et al., "New encoding scheme for high-speed flash ADCs," in Proc. IEEE ISCAS, Jun. 1997, vol. 1, pp. 5-8.
28. J. Christiansen, "An integrated high resolution CMOS timing generator based on an array of delay locked loops," IEEE J. Solid-State Circuits, vol. 31, no. 7, pp. 952-957, Jul. 1996.
29. S. Naraghi, M. Courcy, and M. P. Flynn, "A 9 bit 14 μW 0.06 mm pulse position modulation ADC in 90 nm digital CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2009, pp. 548-549.
30. D. B. Turek, "Design of efficient digital interpolation filters for integer upsampling," M.Eng. thesis, MIT, Cambridge, MA, Jun. 2004.
31. T. Sundstrom et al., "Power dissipation bounds for high-speed Nyquist analog-to-digital converters," IEEE Trans. Circuits Syst. I, vol. 56, no. 3, pp. 509-518, Mar. 2009.
32. A. A. Abidi, "Phase noise and jitter in CMOS ring oscillators," IEEE J. Solid-State Circuits, vol. 41, no. 8, pp. 1803-1816, Aug. 2006.
33. P. Nuzzo et al., "Noise analysis of regenerative comparators for reconfigurable ADC architecture," IEEE Trans. Circuits Syst. II, vol. 55, no. 6, pp. 1441-1454, Jul. 2008.