SCOPUS 정보 검색 플랫폼

Proceedings of the IEEE International Conference on VLSI Design

Volumn 2006, Issue , 2006, Pages 197-202

A wide-range, high-resolution, compact, CMOS time to digital converter

(2) Ramakrishnan, V a Balsara, Poras T a

a UNIVERSITY OF TEXAS AT DALLAS (United States)

Author keywords

Phase detectors; TDC; Time to digital converters; Vernier delay line

Indexed keywords

PHASE DETECTORS; TDC; TIME TO DIGITAL CONVERTERS; VERNIER DELAY LINE;

BUFFER STORAGE; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC POTENTIAL; FREQUENCY SYNTHESIZERS; OPTIMIZATION; PHASE MEASUREMENT; TELECOMMUNICATION SYSTEMS; THERMAL EFFECTS;

ANALOG TO DIGITAL CONVERSION;

EID: 33748569088 PISSN: 10639667 EISSN: None Source Type: Conference Proceeding
DOI: 10.1109/VLSID.2006.28 Document Type: Conference Paper

Times cited : (56)

References (7)

1
- 10444260492
- All-digital TX frequency synthesizer and discrete-time receiver for bluetooth radio in 130-nm CMOS
- December
- Staszewski, R.B et al, "All-digital TX Frequency Synthesizer and Discrete-time Receiver for Bluetooth Radio in 130-nm CMOS", IEEE Journal of Solid-State Circuits, 39(12):2278-2291, December 2004
- (2004) IEEE Journal of Solid-state Circuits , vol.39 , Issue.12 , pp. 2278-2291
- Staszewski, R.B.¹

2
- 20444385790
- A portable digitally controlled oscillator using novel varactors
- May
- Pao-Lung Chen; Ching-Che Chung; Chen-Yi Lee, "A Portable Digitally Controlled Oscillator using Novel Varactors"; IEEE Transactions on Circuits and Systems II: Express Briefs, 52(5):233-237, May 2005
- (2005) IEEE Transactions on Circuits and Systems II: Express Briefs , vol.52 , Issue.5 , pp. 233-237
- Chen, P.-L.¹ Chung, C.-C.² Lee, C.-Y.³

3
- 17144435893
- A high-resolution CMOS time-to-digital converter utilizing a vernier delay line
- Feb.
- P. Dudek; S. Szczepanski, and J. Hatfield, "A High-resolution CMOS Time-to-Digital Converter utilizing a Vernier Delay Line," IEEE J. Solid-State Circuits, vol. 35, pp. 240-247, Feb. 2000
- (2000) IEEE J. Solid-state Circuits , vol.35 , pp. 240-247
- Dudek, P.¹ Szczepanski, S.² Hatfield, J.³

4
- 4444331072
- TDC-based frequency synthesizer for wireless applications
- Digest of Papers. 2004 IEEE 6-8 June 2004
- Staszewski, R.B; Leipold, D.; Chih-Ming Hung; Balsara, P.T.; "TDC-Based Frequency Synthesizer for Wireless Applications," Radio Frequency Integrated Circuits (RFIC) Symposium, 2004. Digest of Papers. 2004 IEEE 6-8 June 2004 Page(s):215-218
- (2004) Radio Frequency Integrated Circuits (RFIC) Symposium , pp. 215-218
- Staszewski, R.B.¹ Leipold, D.² Hung, C.-M.³ Balsara, P.T.⁴

5
- 84859286500
- "Vernier Delay Line Interpolator and Coarse Counter Realignment," U.S. Patent 5838754, Mar. 11
- M. Gorbics; K. Roberts and R. Sumner, "Vernier Delay Line Interpolator and Coarse Counter Realignment," U.S. Patent 5838754, Mar. 11, 1997.
- (1997)
- Gorbics, M.¹ Roberts, K.² Sumner, R.³

6
- 0342906692
- Improved sense-amplifier-based flip-flop: Design and measurements
- June
- B. Nikolic; V. Oklobdzija; V. Stojanovic; W. Jia; J. Chiu, and M. Leung, "Improved Sense-amplifier-based Flip-flop: Design and Measurements", IEEE Journal of Solid-State Circuits, 35(6):876-884, June 2000.
- (2000) IEEE Journal of Solid-State Circuits , vol.35 , Issue.6 , pp. 876-884
- Nikolic, B.¹ Oklobdzija, V.² Stojanovic, V.³ Jia, W.⁴ Chiu, J.⁵ Leung, M.⁶

7
- 33747796612
- D.A. Johns and K. Martin, Analog Integrated Circuit Design, John Wiley and Sons, Inc, New York, 1997.
- Analog Integrated Circuit Design, John Wiley and Sons, Inc, New York, 1997
- Johns, D.A.¹ Martin, K.²

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.