A CMOS time-to-digital converter with better than 10 ps single-shot precision

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 6, 2006, Pages 1286-1296

  Jansson, Jussi Pekka ^b   Mäntyniemi, Antti ^b   Kostamovaara, Juha ^a,b  

^a IEEE   (Finland)

^b UNIVERSITY OF OULU   (Finland)

Author keywords

CMOS; Delay line interpolation; Time interval measurement; Time to digital converter (TDC)

Indexed keywords

DELAY LINE INTERPOLATION; TIME INTERVAL MEASUREMENT; TIME-TO-DIGITAL CONVERTER (TDC);

CAPACITORS; ELECTRIC CLOCKS; ELECTRIC LOADS; FREQUENCY MODULATION; INTERPOLATION; TIME VARYING NETWORKS;

CMOS INTEGRATED CIRCUITS;

EID: 33746623994     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.874281     Document Type: Article

References (25)

1. R. Nutt, "Digital time intervalometer," Rev, Sci. Instrum., vol. 39, pp. 1342-1345, 1968.
2. D. Porat, "Review of subnanosecond time-interval measurements," IEEE Trans. Nucl. Sci., vol. NS-20, pp. 35-51, 1973.
3. P. Andreani, F. Bigongiari, R. Roncella, R. Saletti, P. Terreni, A. Bigongiari, and M. Lippi, "Multihit multichannel time-to-digital converter with ±1% differential nonlinearity and near optimal time resolution," IEEE J. Solid-State Circuits, vol. 33, no. 4, pp. 650-656, Apr. 1998.
4. B. K. Swann, B. J. Blalock, L. G. Clonts, D. M. Binkley, J. M. Rochelle, E. Breeding, and K. M. Baldwin, "A 100-ps time-resolution CMOS time-to-digital converter for positron emission tomography imaging applications," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1839-1852, Nov. 2004.
5. M. Mota, J. Christiansen, S. Debieux, V. Ryjov, P. Moreira, and A. Marchioro, "A flexible multi-channel high-resolution time-to-digital converter ASIC," m Nuclear Science Symp. Conf. Rec., Oct. 2000, vol. 2, pp. 155-159.
6. A. Mäntyniemi, T. Rahkonen, and J. Kostamovaara, "A nonlinearitycorrected CMOS time digitizer IC with 20 ps single-shot precision," in Proc. IEEE Int. Symp. Circuits and Systems, May 2002, vol. 1, pp. 513-516.
7. J. Jansson, A. Mäntyniemi, and J. Kostamovaara, "A delay line based time digitizer with 13 ps single-shot precision," in Proc. IEEE Int. Symp. Circuits and Systems, May 2005, pp. 4269-4212.
8. Y. Arai, T. Matsumura, and K. Endo, "A CMOS four-channel × l K time memory LSI with 1-ns/b resolution," IEEE J. Solid-State Circuits, vol. 27, no. 3, pp. 359-364. Mar. 1992.
9. E. Räisänen-Ruotsalainen, T. Rahkonen, and J. Kostamovaara, "A lowpower CMOS time-to-digital converter," IEEE J. Solid-State Circuits, vol. 30, no. 9, pp. 984-990. Sep. 1995.
10. Hewlett Packard Inc., Time interval averaging. Application note 162-1.
11. B. Turko, "A picosecond resolution time digitizer for laser ranging," IEEE Trans. Nucl. Sci., vol. NS-25, no. 2. pp. 75-80, Feb. 1978.
12. R. B. Staszewski, S. Vemulapalli, P. Vallur, J. Wallberg, and P. T. Balsara, "Time-to-digital converter for RF frequency synthesis in 90 nm CMOS," in Proc. IEEE Radio Frequency Integrated Circuits (RFIC) Symp., Jun. 2005, pp. 473-416.
13. T. Toifl, R. Vari, P. Moreira, and A. Marchioro, "4-channel rad-hard delay generation ASIC with 1 ns timing resolution for LHC," IEEE Trans. Nucl. Sci., vol. 46, no. 3, pp. 139-143, Jun. 1999.
14. A. Waizman, "A delay line loop for frequency synthesis of de-skewed clock," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1994, pp. 289-299.
15. R. Farjad-Rad, W. Dally, N. Hoik-Tiag, J. Poulton, T. Stone, R. Rathi, E. Lee, D. Huang, and R. Nathan, "A 0.2-2 GHz 12 mW multiplying DLL for low-jitter clock synthesis in highly-integrated data communication chips," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2002, vol. 1, pp. 76-77.
16. M. Combes, K. Dioury, and A. Greiner, "A portable clock multiplier generator using digital CMOS standard cells," IEEE J. Solid-State Circuits, vol. 31, no. 7, pp. 958-965, Jul. 1996.
17. J. Kalisz, M. Pawlowski, and R. Pelka, "A multiple interpolation method for fast and precise time digitizing," IEEE Trans. Instrum. Meas., vol. IM-35. pp. 163-169. 1986.
18. A. Mäntyniemi, T. Rahkonen, and J. Kostamovaara, "An integrated 9-channel time digitizer with 30 ps resolution," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2002, vol. 1, pp. 266-465.
19. T. Rahkonen and J. Kostamovaara, "The use of stabilized CMOS delay lines for the digitization of short time intervals," IEEE J. Solid-State Circuits, vol. 28, no. 8, pp. 887-894, Aug. 1993.
20. R. Pelka, J. Kalisz, and R. Szplet, "Nonlinearity correction of the integrated time-to-digital converter with direct coding," IEEE Trans. Instrum. Meas., vol. 46, no. 2, pp. 449-453, Apr. 1997.
21. A. Mantyniemi, T. Rahkonen, and J. Kostamovaara, "A 9-channel integrated time-to-digital converter with sub-nanosecond resolution," in Proc. IEEE MWSCAS, Aug. 1997, vol. 1, pp. 189-192.
22. J. Kalisz, M. Pawlowski, and R. Pelka, "Error analysis and design of the Nutt time-interval digitizer with picosecond resolution," J. Phys. E: Sci. Instrum., vol. 20, pp. 1330-1341, 1987.
23. M. S. Gorbics, J. Kelly, K. M. Roberts, and R. L. Sumner, "A high resolution multihit time to digital converter integrated circuit," IEEE Trans. Nucl Sci., vol. 44, no. 3, pp. 379-384, Jun. 1997.
24. E. Räisänen-Ruotsalainen, T. Rahkonen, and J. Kostamovaara, "An integrated time-to-digital converter with 30-ps single-shot precision," IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1507-1510, Oct. 2000.
25. S. Tisa, A. Lotito, A. Giudice, and F. Zappa, "Monolithic time-to-digital converter with 20 ps resolution," in Proc. Eur. Solid-State Circuits Conf., Sep. 2003, pp. 465-468.