A 25 MHz bandwidth 5th-order continuous-time low-pass sigma-delta modulator with 67.7 dB SNDR using time-domain quantization and feedback

IEEE Journal of Solid-State Circuits

Volumn 45, Issue 9, 2010, Pages 1795-1808

  Lu, Cho Ying ^a   Onabajo, Marvin ^a   Gadde, Venkata ^a,b   Lo, Yung Chung ^a   Chen, Hsien Pu ^a   Periasamy, Vijayaramalingam ^a   Silva Martinez, Jose ^a  

^a Department of Electrical and Computer Engineering   (United States)

^b BROADCOM CORPORATION   (United States)

Author keywords

Analog to digital conversion; broadband radio receivers; continuous time sigma delta modulation; injection locked frequency divider; pulse width modulated digital to analog converter; time to digital conversion; two step quantizer

Indexed keywords

BROADBAND RADIO RECEIVERS; CONTINUOUS-TIME SIGMA-DELTA; INJECTION LOCKED FREQUENCY DIVIDER; PULSEWIDTHS; QUANTIZERS; TIME-TO-DIGITAL;

CMOS INTEGRATED CIRCUITS; CONTINUOUS TIME SYSTEMS; DELTA SIGMA MODULATION; DIGITAL INTEGRATED CIRCUITS; DIGITAL RADIO; FREQUENCY DIVIDING CIRCUITS; HYBRID COMPUTERS; JITTER; OSCILLATORS (ELECTRONIC); RADIO RECEIVERS; RANGE FINDING; SIGNAL GENERATORS; SIGNAL PROCESSING; TIME VARYING SYSTEMS; VOLTAGE DIVIDERS;

MODULATORS;

EID: 77956207843     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2010.2050942     Document Type: Conference Paper

References (35)

1. M. Z. Straayer and M. H. Perrott, "A 12-bit, 10-MHz bandwidth, continuous- time ΣΔ ADC with a 5-bit, 950-MS/s VCO-based quantizer," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 805-814, Apr. 2008.
2. W. Yang, W. Schofield, H. Shibata, S. Korrapati, A. Shaikh, N. Abaskharoun, and D. Ribner, "A 100 mW 10 MHz-BW CT ΔΣ modulator with 87 dB DR and 91 dBc IMD," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2008, pp. 498-631.
3. V. Dhanasekaran, M. Gambhir,M.M. Elsayed, E. Sanchez-Sinencio, J. Silva-Martinez, C. Mishra, L. Chen, and E. Pankratz, "A 20 MHz BW 68 dB DR CT ΔΣ ADC based on a multi-bit time-domain quantizer and feedback element," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2009, pp. 174-175.
4. L. J. Breems, R. Rutten, R. van Veldhoven, G. van der Weide, and H. Termeer, "A 56 mW CT quadrature cascaded ΣΔ modulator with 77 dB DR in a near zero-IF 20 MHz band," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2007, pp. 238-239.
5. P. Malla, H. Lakdawala, K. Kornegay, and K. Soumyanath, "A 28 mW spectrum-sensing reconfigurable 20 MHz 72 dB-SNR 70 dB-SNDR DT ΔΣ ADC for 802.11n/WiMAX receivers," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2008, pp. 496-497.
6. G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, and E. Romani, "A 20-mW 640-MHz CMOS continuous-timeΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2641-2649, Dec. 2006.
7. A. Hart and S. P. Voinigescu, "A 1 GHz bandwidth low-pass ΔΣ ADC with 20-50 GHz adjustable sampling rate," IEEE J. Solid-State Circuits, vol. 44, no. 5, pp. 1401-1414, May 2009.
8. K. Matsukawa, Y. Mitani, M. Takayama, K. Obata, S. Dosho, and A. Matsuzawa, "A fifth-order continuous-time delta-sigma modulator with single-opamp resonator," IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 697-706, Apr. 2010.
9. A. Yasuda, H. Tanimoto, and T. Iida, "A third-order Δ-Σ modulator using second-order noise-shaping dynamic element matching," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1879-1886, Dec. 1998.
10. E. N. Aghdam and P. Benabes, "Higher order dynamic element matching by shortened tree-structure in delta-sigma modulators," in Proc. European Conf. Circuit Theory and Design, Sep. 2005, vol. 1, pp. 201-204.
11. R. T. Baird and T. S. Fiez, "Improved ΔΣ DAC linearity using data weighted averaging," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), May 1995, vol. 1, pp. 13-16.
12. M. Kashmiri, K. Makinwa, and L. Breems, "A multi-bit cascaded sigma-delta modulator with an oversampled single-bit DAC," in Proc. 16th IEEE Int. Conf. Electron., Circuits Syst. (ICECS), Dec. 2009, pp. 49-52.
13. F. Colodro and A. Torralba, "New continuous-time multibit sigmadelta modulators with low sensitivity to clock jitter," IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 56, no. 1, pp. 74-83, Jan. 2009.
14. M. Park and M. Perrott, "A 0.13 μm CMOS 78 dB SNDR 87 mW 20 MHz BWCT ΔΣ ADC with VCO-based integrator and quantizer," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2009, pp. 170-171, 171a.
15. Y.-C. Lo, H.-P. Chen, J. Silva-Martinez, and S. Hoyos, "A 1.8 V, sub-mW, over 100% locking range, divide-by-3 and 7 complementary- injection-locked 4 GHz frequency divider," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), Sep. 2009, pp. 259-262.
16. J. Doernberg, P. R. Gray, and D. A. Hodges, "A 10-bit 5-Msample/s CMOS two-step flash ADC," IEEE J. Solid-State Circuits, vol. 24, no. 2, pp. 241-249, Apr. 1989.
17. B. Verbruggen, J. Craninckx, M. Kuijk, P. Wambacq, and G. Van der Plas, "A 2.2 mW 1.75 GS/s 5 bit folding flash ADC in 90 nm digital CMOS," IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 874-882, Mar. 2009.
18. S.-W. Chen and R. W. Brodersen, "A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2669-2680, Dec. 2006.
19. G. Van der Plas and B. Verbruggen, "A 150 MS/s 133 μW 7 b ADC in 90 nm digital CMOS using a comparator-based asynchronous binarysearch sub-ADC," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2008, pp. 242-243, 610.
20. J. Craninckx and G. Van der Plas, "A 65 fJ/conversion-step 0-to-50 MS/s 0-to-0.7 mW 9 b charge-sharing SAR ADC in 90 nm digital CMOS," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2007, pp. 246-247, 600.
21. T. Salo, "Bandpass Delta-Sigma modulators for radio receivers" Ph.D. dissertation, Dept. of Electr. Commun. Eng., Helsinki Univ. Technol., Helsinki, Finland, 2003 [Online]. Available: http://lib.tkk.fi/Diss/2003/ isbn9512264110/isbn9512264110.pdf
22. Y. Tsividis, "Digital signal processing in continuous time:Apossibility for avoiding aliasing and reducing quantization error," in Proc. IEEE Int. Conf. Acoustics, Speech, and Signal Processing,May 2004, vol. 2, pp. 589-592.
23. D. G. Holmes and T. A. Lipo, Pulse Width Modulation for Power Converters: Principles and Practice. Piscataway, NJ: IEEE Press, 2003.
24. J. A. Cherry and W. M. Snelgrove, Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion. Boston, MA: Kluwer, 2000.
25. C.-Y. Lu, "Calibrated Continuous-Time Sigma-Delta Modulators," Ph.D. dissertation, Dept. Electr. Comput. Eng., Texas A&M Univ., College Station, TX, 2010.
26. B. K. Thandri and J. Silva-Martinez, "A robust feedforward compensation scheme for multi-stage operational transconductance amplifiers with no miller capacitors," IEEE J. Solid-State Circuits, vol. 38, no. 2, pp. 237-243, Feb. 2003.
27. B.-S. Song, P. L. Rakers, and S. F. Gillig, "A 1-V 6-b 50-MSamples/s current-interpolating CMOS ADC," IEEE J. Solid-State Circuits, vol. 35, no. 4, pp. 647-651, Apr. 2000.
28. M. Dessouky and A. Kaiser, "Input switch configuration suitable for rail-to-rail operation of switched op amp circuits," Electronics Lett., vol. 35, no. 1, pp. 8-10, Jan. 1999.
29. T. Voo and C. Toumazou, "High-speed current mirror resistive compensation technique," Electronics Lett., vol. 31, no. 4, pp. 248-250, Feb. 1995.
30. M. Bazes, "Two novel fully complementary self-biased CMOS differential amplifiers," IEEE J. Solid-State Circuits, vol. 26, no. 2, pp. 165-168, Feb. 1991.
31. G. M. Yin, F. O. Eynde, and W. Sansen, "A high-speed CMOS comparator with 8-b resolution," IEEE J. Solid-State Circuits, vol. 27, no. 2, pp. 208-211, Feb. 1992.
32. B. Razavi and B. A.Wooley, "Design techniques for high-speed, highresolution comparators," IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1916-1926, Dec. 1992.
33. L. Sumanen, M. Waltari, V. Hakkarainen, and K. Halonen, "CMOS dynamic comparators for pipeline A/D converters," in Proc. IEEE Int. Conf. Circuits and Systems (ISCAS), May 2002, vol. 5, pp. V-157-V-160.
34. H. Frank and U. Langmann, "Excess loop delay effects in continuoustime quadrature bandpass sigma-delta modulators," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS),May 2003, vol. 1, pp. 1029-1032.
35. S. Verma, H. R. Rategh, and T. H. Lee, "A unified model for injectionlocked frequency dividers," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 1015-1027, Jun. 2003.