New continuous-time multibit sigma-delta modulators with low sensitivity to clock jitter

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 56, Issue 1, 2009, Pages 74-83

  Colodro, Franncisco ^a   Torralba, Antonio ^a  

^a UNIVERSITY OF SEVILLE   (Spain)

Author keywords

Analog to digital conversion; Analog to Digital conversion; Continuous time sigma delta modulators; Continuous time (CT) sigma delta modulators (SDMs); Low power SDMs; Low power sigma delta modulators; Multibit (MB) SDMs; Oversampling data converters; Pulse width modulators; Pulse width modulators

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CLOCKS; CONTINUOUS TIME SYSTEMS; DELTA MODULATION; DELTA SIGMA MODULATION; DIGITAL TO ANALOG CONVERSION; IMPULSE RESPONSE; PULSE WIDTH MODULATION; RADIO RECEIVERS; SPACE DIVISION MULTIPLE ACCESS; TIMING JITTER;

CONTINUOUS-TIME SIGMA-DELTA MODULATORS; LOW POWER; MULTI-BITS; OVERSAMPLING DATA CONVERTER; PULSE WIDTH MODULATORS; SIGMA DELTA MODULATOR;

MODULATORS;

EID: 60649098823     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.922178     Document Type: Article

References (22)

1. S. R. Norsworthy, R. Schreier, and G. C. Temes, Eds., Delta-Sigma Data Converters. New York, IEEE Press, 1997.
2. R. Schreier and B. Zhang, "Delta-sigma modulators employing continuous-time circuitry," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 43, no. 4, pp. 324-332, Apr. 1996.
3. J. A. Cherry and W. M. Snelgrove, Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion. Boston, MA: Kluwer, 1999.
4. E. J. van der Zwan, K. Philips, and C. Bastiaansen, "A 10.7 MHz IF-to baseband ΣΔ A/D conversion system for AM/FM radio receivers," in Proc. IEEE ISSCC Dig. Tech. Papers, 2000, pp. 340-341.
5. M. Moyal, M. Groepl, H. Werker, G. Mitteregger, and J. Schambacher, "A 700/900 mW/channel CMOS dual analog front-end IC for VDSL with integrated 11.5/14.5 dBm line drivers," in Proc. IEEE ISSCC Dig. Tech. Papers, 2003, pp. 416-504.
6. S. Yan and E. Sánchez-Sinencio, "A continuous-time ΣΔ modulator with 88-dB dynamic range and 1.1 MHz signal bandwidth," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 75-86, Jan. 2004.
7. S. Paton, A. D. Giandomenico, L. Hernández, A. Wiesbauer, P. Potscher, and M. Clara, "A70-mW 300-MHz CMOS continuous-time ΣΔ ADC with 15-MHz bandwidth and 11-bits of resolution," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1056-1062, Jul. 2004.
8. K. Philips, P. A. C. M. Nuijten, R. Roovers, A. H. M. van Roermund, F. M. Chavero, M. T. Pallares, and A. Torralba, "A continuous-time ΣΔ ADC with increased immunity to interferers," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2170-2178, Dec. 2004.
9. F. Muñoz, K. Philips, and A. Torralba, "A 4.7 mW 89.5 dB DR CT complex ΣΔ ADC with built-in LPF," in Proc. IEEE ISSCC Dig. Tech. Papers, Feb. 2005, pp. 500-613.
10. B. H. Leung and S. Sutarja, "Multibit ΣΔ A/D converter incorporating a novel class of dynamic element matching techniques," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 39, no. 1, pp. 35-51, Jan. 1992.
11. R. T. Baird and T. S. Fiez, "Improved ΔΣ DAC linearity using data weighted averaging," in Proc. IEEE ISCAS, May 1995, vol. 1, pp. 13-16.
12. I. Galton, "Spectral shaping of circuit errors in digital-to-analog converters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 44, no. 10, pp. 808-817, Oct. 1997.
13. J. A. Cherry and W. M. Snelgrove, "Clock jitter and quantizer metastability in continuous-time delta-sigma modulators," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 6, pp. 661-676, Jun. 1999.
14. M. Ortmanns, F. Gerfers, and Y. Manoli, "A continuous-time ΣΔ modulator with reduced sensitivity to clock jitter through SCR feedback," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 5, pp. 875-884, May 2005.
15. A. Eshraghi et al., "High performance delta sigma ADC using a feedback NRZ sin DAC," US Patent, no. 6 462 687, Oct. 8, 2002.
16. H. Zare-Hoseini and I. Kale, "Clock-jitter reduction techniques in continuous time delta-sigma modulators," in Proc. Int. Symp. VLSI Des., Autom. Test, Apr. 2006, pp. 1-2.
17. O. Oliaei, "Sigma-delta modulator with spectrally shaped feedback," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 9, pp. 518-530, Sep. 2003.
18. B. M. Putter, "ΣΔ ADC with finite impulse response feedback DAC," in Proc. IEEE ISSC, Feb. 2004, vol. 1, pp. 76-77.
19. R. C. Ledzius and J. S. Irwin, "The basis and architectures for the reduction of tones in a sigma-delta DAC," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 40, no. 7, pp. 429-439, Jul. 1993.
20. F. Colodro and A. Torralba, "Multirate ΔΣ modulators," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, no. 3, pp. 170-176, Mar. 2002.
21. S. Ouzounov, H. Hegt, and A. van Roermund, "Sigma-delta modulators operating at a limit cycle," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 5, pp. 399-403, May 2006.
22. F. Colodro, A. Torralba, and M. Laguna, "Continuous-time sigma-delta modulator with an embedded pulsewidth modulation," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 3, pp. 775-785, Apr. 2008, to be published.