An intrinsic circuit model for multiple vias in an irregular plate pair through rigorous electromagnetic analysis

IEEE Transactions on Microwave Theory and Techniques

Volumn 58, Issue 8, 2010, Pages 2251-2265

  Zhang, Yao Jiang ^a   Fan, Jun ^a  

^a University of Missouri Rolla   (United States)

Author keywords

Intrinsic via circuit model; parallel plate modes; physics based via circuit model; segmentation technique; signal and power integrity

Indexed keywords

CIRCUIT MODELS; PARALLEL PLATES; PHYSICS-BASED VIA CIRCUIT MODEL; POWER INTEGRITY; SEGMENTATION TECHNIQUES;

COMPUTER SIMULATION;

ELECTRIC NETWORK ANALYSIS;

EID: 77955713938     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2010.2052956     Document Type: Article

References (39)

1. H. W. Johnson and M. Graham, High-Speed Digital Design: A Handbook of Black Magic. New York: Prentice-Hall, 1993, ch. 7.
2. S. H. Hall, G. W. Hall, and J. A. McCall, High-Speed Digital System Design-A Handbook of Interconnect Theory and Design Practices. New York: Wiley, 2000, ch. 5.
3. E. laermans, J. Geest, D. Zutter, F. Olyslager, S. Sercu, and D. Morlion, "Modeling complex via hole structure," IEEE Trans. Adv. Packag., vol.25, no.2, pp. 206-214, May 2002.
4. R. Abhari, G. V. Eleftheriades, and E. V. Deventer-Perkins, "Physics-based CAD models for the anaysis of vias in parallel-plate environments," IEEE Trans. Microw. Theory Tech., vol.49, no.10, pp. 1697-1707, Oct. 2001.
5. S. Maeda, T. Kashiwa, and I. Fukai, "Full wave analysis of propagation characteristics of a through hole using the finite-difference time-domain method," IEEE Trans. Microw. Theory Tech., vol.39, no.12, pp. 2154-2159, Dec. 1991.
6. T. Wang, R. F. harington, and J. R. Mautz, "Quasi-static analysis of a microstrip via through a hole in a ground plane," IEEE Trans. Microw. Theory Tech., vol.36, no.6, pp. 1008-1013, Jun. 1988.
7. P. Kok and D. D. Zutter, "Capacitance of a circular symmetric model of a via hole including finite ground plane thickness," IEEE Trans. Microw. Theory Tech., vol.39, no.7, pp. 1229-1234, Jul. 1991.
8. P. A. Kok and D. D. Zutter, "Prediction of the excess capacitance of a via-hole through a multilayered board including the effect of connecting microstrips or striplines," IEEE Trans. Microw. Theory Tech., vol.42, no.12, pp. 2270-2276, Dec. 1994.
9. K. S. Oh, J. E. Schutt-Aine, R. Mittra, and W. Bu, "Computation of the equivalent capacitance of a via in a multilayered board using the closed-form Green's function," IEEE Trans. Microw. Theory Tech., vol.44, no.2, pp. 347-349, Feb. 1996.
10. A. W. Mathis, A. F. Peterson, and C. M. Butler, "Rigorous and simplified models for the capacitance of a circularly symmetric via," IEEE Trans. Microw. Theory Tech., vol.45, no.10, pp. 1875-1878, Oct. 1997.
11. F. Tefiku and E. Yamashita, "Efficient method for the capacitance calculation of circularly symmetric via in multilayered media," IEEE Microw. Guided Wave Lett., vol.5, no.9, pp. 305-307, Sep. 1995.
12. S.-G. Hsu and R.-B.Wu, "Full-wave characterization of a through hole via in multilayered packaging," IEEE Trans. Microw. Theory Tech., vol.43, no.5, pp. 1073-1081, May 1995.
13. Q. Gu, Y. E. Yang, and M. A. Tassoudji, "Modeling and analysis of vias in multilayered integrated circuits," IEEE Trans. Microw. Theory Tech., vol.41, no.2, pp. 206-214, Feb. 1993.
14. Q. Gu, A. Tassoudji, S. Y. Poh, R. T. Shin, and J. A. Kong, "Coupled noise analysis for adjacent vias in multilayered digital circuits," IEEE Trans. Circuit Syst., vol.41, no.12, pp. 796-804, Dec. 1994.
15. H. Chen, Q. Lin, L. Tsang, C.-C. Huang, and V. Jandhyala, "Analysis of a large number of vias and differential signaling in multilayered structures," IEEE Trans. Microw. Theory Tech., vol.51, no.3, pp. 818-829, Mar. 2003.
16. L. Tsang and D. Miller, "Coupling of vias in elctronic packaging and printed circuit board structures with finite ground plane," IEEE Trans. Adv. Packag., vol.26, no.4, pp. 375-384, Nov. 2003.
17. C. C. Huang, L. Tsang, C. H. Chan, and K. H. Ding, "Multiple scattering among vias in planar waveguides using preconditioned SMCG method," IEEE Trans. Microw. Theory Tech., vol.52, no.1, pp. 20-28, Jan. 2004.
18. C.-J. Ong, D. Miller, L. Tsang, B. Wu, and C.-C. Huang, "Application of the Foldy-Lax multiple scattering method to the analysis of vias in ball grid arrays and interior layers of printed circuit boards," Microw. Optical Technol, Lett., vol.49, no.1, pp. 225-231, Jan. 2007.
19. X. Gu and M. B. Ritter, "Application of Foldy-Lax multiple scattering method to via analysis in multi-layered printed circuit board," in DesignCon 2008, Santa Clara, CA, Feb. 4-7, 2008, pp. 1-18.
20. C. Schuster, Y. Kwark, G. Selli, and P. Muthana, "Developing a 'Physical' model for vias," in Proc. IEC DesignCon Conf., Santa Clara, CA, Feb. 6-9 2006, pp. 1-24.
21. G. Selli, C. Schuster, Y. H. Kwark, M. B. Ritter, and J. L. Drewniak, "Developing a physical via model for vias-Part II: Coupled and ground return vias," in Proc. IEC DesignCon Conf., Santa Clara, CA, Jan. 29 -Feb. 1, 2007, pp. 1-22.
22. G. Selli, C. Schuster, and Y. Kwark, "Model-to-hardware correlation of physics based via models with the parallel-plate impedance included," in Proc. IEEE Electromagn. Compat. Symp., Portland, OR, Aug. 14-18, 2006, pp. 781-785.
23. M. Pajovic, J. Xu, and D. Milojkovic, "Analysis of via capacitance in arbitrary multilayer PCBs," IEEE Trans. Electromagn. Compat., vol.49, no.3, pp. 722-726, Aug. 2007.
24. Y. Zhang, J. Fan, G. Selli, M. Cocchini, and F. D. Paulis, "Analytical evaluation of via-plate capacitance for multilayer printed circuit boards and packages," IEEE Trans. Microw. Theory Tech., vol.56, no.9, pp. 2118-2128, Sep. 2008.
25. Y. T. Lo, D. Solomon, and W. F. Richards, "Theory and experiment on microstrip antennas," IEEE Trans. Antennas Propag., vol.AP-27, no.2, pp. 137-145, Mar. 1979.
26. G.-T. Lei, R. W. Techentin, P. R. Hayes, D. J. Schwab, and B. K. Gilbert, "Wave model solution to the ground/power plane noise problem," IEEE Trans. Instrum. Meas., vol.44, no.2, pp. 300-303, Apr. 1995.
27. M. Xu and T. H. Hubing, "The development of a closed-form expression for the input impedance of power-return plane structures," IEEE Trans. Electromagn. Compat., vol.45, no.3, pp. 478-485, Aug. 2008.
28. Z. L. Wang, O. Wada, Y. Toyota, and R. Koga, "Convergence acceleration and accuracy improvement in power bus impedance calculation with a fast algorithm using cavity modes," IEEE Trans. Electromagn. Compat., vol.47, no.1, pp. 2-9, Feb. 2005.
29. Y. Joeong, A. C. Lu, L. L. Wai, W. Fan, B. K. Lok, H. Park, and J. Kim, "Hybrid analytical modeling method for split power bus in multilayered package," IEEE Trans. Electromagn. Compat., vol.48, no.1, pp. 82-94, Feb. 2006.
30. C.Wang, J. Mao, G. Selli, S. Luan, L. Zhang, J. Fan, D. J. Pommerenke, R. E. DuBroff, and J. L. Drewniak, "An efficient approach for power delivery network design with closed-form expressions for parasitic interconnect inductances," IEEE Trans. Adv. Packag., vol.29, no.2, pp. 320-334, May 2006.
31. J. Trinkle and A. Cantoni, "Impedance expressions for unloaded and loaded power ground planes," IEEE Trans. Electromagn. Compat., vol.50, no.2, pp. 390-398, May 2008.
32. K.-B. Wu, G.-H. Shiue, W.-D. Guo, C.-M. Lin, and R.-B. Wu, "Delaunay- Voronoi modeling of power-ground planes with source correction," IEEE Trans. Adv. Packag., vol.31, no.2, pp. 303-310, May 2008.
33. J.-X. Zheng and D. C. Chang, "End-correction network of a coaxial probe for microstrip patch antennas," IEEE Trans. Antenna Propag., vol.39, no.1, pp. 115-118, Jan. 1991.
34. H. Xu, D. R. Jackson, and J. T. Williams, "Comparison of models for the probe inductance for a parallel plate waveguide and a microstrip patch," IEEE Trans. Antennas Propag., vol.53, no.10, pp. 3229-3235, Oct. 2005.
35. D. M. Pozar, Microwave Engineering. New York: Wiley, 2005.
36. A. G.Williamson, "Equivalent circuit for radial-line/coaxial-line junction," Electron. Lett., vol.17, no.8, pp. 300-301, Nov. 1987.
37. A. G. Williamson, "Radial-line/coaxial-line step junction," IEEE Trans. Microw. Theory Tech., vol.MTT-33, no.1, pp. 56-59, Jan. 1985.
38. C. K. Alexander and M. N. O. Sadiku, Fundamentals of Electric Circuits, 2nd ed. New York: McGraw-Hill, 2002, pp. 573-577.
39. Y. Zhang, E. Li, A. R. Chada, and J. Fan, "Calculation of the via-plate capacitance of a via with pad using finite difference method for signal/ power integrity analysis," in Int. Electromagn. Compat. Symp., Kyoto, Japan, Jul. 20-24, 2009.