An efficient approach for power delivery network design with closed-form expressions for parasitic interconnect inductances

IEEE Transactions on Advanced Packaging

Volumn 29, Issue 2, 2006, Pages 320-334

  Wang, Cheng ^a   Mao, Jingkun ^b   Selli, Giuseppe ^c   Luan, Shaofeng ^d   Zhang, Lin ^e   Fan, Jun ^f   Pommerenke, David J ^c   DuBroff, Richard E ^c   Drewniak, James L ^c  

^a NVIDIA   (United States)

^b AMKOR TECHNOLOGY   (United States)

^c MISSOURI UNIVERSITY OF SCIENCE AND TECHNOLOGY   (United States)

^d Sigrity Inc   (United States)

^e Lorentz Solution Inc   (United States)

^f NCR CORPORATION   (United States)

Author keywords

Cavity resonators; Circuit modeling; Inductance; Power distribution

Indexed keywords

CAVITY RESONATORS; COMPUTER AIDED NETWORK ANALYSIS; ELECTRIC POWER SUPPLIES TO APPARATUS; INDUCTANCE MEASUREMENT; PRINTED CIRCUIT BOARDS; SPURIOUS SIGNAL NOISE;

CIRCUIT MODELING; PARASITIC INTERCONECT INDUCTANCES; POWER DISTRIBUTION; SIMULTANEOUS SWITCHING NOISE;

ELECTRONICS PACKAGING;

EID: 33646507463     PISSN: 15213323     EISSN: None     Source Type: Journal    
DOI: 10.1109/TADVP.2006.871202     Document Type: Article

References (34)

1. W. D. Becker and R. Mittra, "FDTD modeling of noise in computer package," IEEE Trans. Compon., Package., Manufact. Technol. B, vol. 17, no. 3, pp. 240-247, Aug. 1994.
2. X. Ye, M. Y. Koledintseva, M. Li, and J. L. Drewniak, "DC power-bus design using FDTD modeling with dispersive media and surface-mount technology components," IEEE Trans. Electromagn. Compat., vol. 43, no. 4, pp. 579-587, Nov. 2001.
3. M. J. Choi and A. C. Cangellaris, "A quasi three-dimensional distributed electromagnetic model for complex power distribution networks," IEEE Trans. Adv. Packag., vol. 25, no. 1, pp. 28-34, Feb. 2002.
4. B. Archambeault and A. E. Rueli, "Analysis of power/ground-plane EMI decoupling using the partial-element equivalent circuit technique," IEEE Trans. Electromagn. Compat., vol. 43, no. 4, pp. 437-445, Nov. 2001.
5. J. Fan, J. L. Drewniak, J. L. Knighten, N. W. Smith, A. Orlandi, T. P. Van Doren, T. H. Hubing, and R. E. DuBroff, "Quantifying SMT decoupling capacitor placement in dc power-bus design for multilayer PCBs," IEEE Trans. Electromagn. Compat., vol. 43, no. 4, pp. 588-599, Nov. 2001.
6. K. Araki, H. Kubota, T. Watanabe, and H. Asai, "What-if analysis of multilayer PWB embedded in the digital still camera with parallel-distributed FDTD-based simulator "BLESS"," in Proc. 12th Topical Meeting Elect. Performance Electron. Packag., Princeton, NJ, 2003, pp. 169-172.
7. T. Okoshi, Planar Circuits for Microwaves and Lightwaves. Berlin, Germany: Springer-Verlag, 1985.
8. Y. Lo, D. Solomon, and W. Richards, "Theory and experiment on microstrip antennas," IEEE Trans. Antennas Propag., vol. AP-27, no. 2, pp. 137-145, Mar. 1979.
9. G.-T. Lei, R. W. Techentin, and B. K. Gilbert, "High-frequency characterization of power/ground-plane structures," IEEE Trans. Microw. Theory Tech., vol. 47, no. 5, pp. 562-569, May 1995.
10. N. Na, J. Choi, M. Swaminathan, J. P. Libous, and D. P. O'Connor, "Modeling and simulation of core switching noise for ASICs," IEEE Trans. Adv. Packag., vol. 25, no. 1, pp. 4-11, Feb. 2002.
11. M. Xu and T. H. Hubing, "Estimating the power bus impedance of printed circuit boards with embedded capacitance," IEEE Trans. Adv. Packag., vol. 25, no. 3, pp. 424-432, Aug. 2002.
12. T. Okoshi, Y. Uehara, and T. Takeuchi, "The segmentation method - An approach to the analysis of microwave planar circuits," IEEE Trans. Microw. Theory Tech., vol. MTT-24, no. 10, pp. 662-668, Oct. 1976.
13. R. Chadha and K. C. Gupta, "Segmentation method using impedance matrices for analysis of planar microwave circuits," IEEE Trans. Microw. Theory Tech., vol. MTT-29, no. 1, pp. 71-74, Jan. 1981.
14. W. F. Richards and Y. T. Lo, "Theoretical and experimental investigation of a microstrip radiator with multiple lumped linear loads," Electromagn., vol. 3, no. 3-4, pp. 371-385, 1983.
15. F. W. Grover, Inductance Calculations, Working Formulas and Tables. New York: Van Nostrand, 1946.
16. C. R. Paul, Introduction to Electromagnetic Compatibility. New York: Wiley, 1992.
17. C. Hoer and C. Love, "Exact inductance equations for rectangular conductors with applications to more complicated geometries," J. Res. National Bureau Standards - C. Eng. Instrum., vol. 69C, pp. 127-137, 1965.
18. W. F. Richards and Y. T. Lo, "A wide-band multiport theory for thin microstrip antennas," in Proc. IEEE Int. Symp. Antennas Propag., Jun. 1981, pp. 7-10.
19. R. E. Collin, Field Theory of Guided Waves, 2nd ed. New York: IEEE Press, 1996. Appendix 6.
20. Z. L. Wang, O. Wada, Y. Toyota, and R. Koga, "An improved closed-form expression for accurate and rapid calculation of power/ground plane impedance in multilayer PCBs," in Proc. Symp. Electromagn. Theory, Toyama, Japan, Oct. 2000, EMT-00-68, pp. 17-23.
21. K. F. Lee and W. Chen, Advances in Microstrip and Printed Antennas. New York: Wiley, 1997, ch. 5.
22. J. Mao, C. Wang, L. Zhang, R. E. DuBroff, J. L. Drewniak, A. Orlandi, and G. Antonini, "An efficient analysis method for the power bus impedance," in Proc. EMC Eur., Eindhoven, The Netherlands, Sep. 2004, pp. 378-382.
23. J. Fan, W. Cui, J. L. Drewniak, T. P. Van Doren, and J. L. Knighten, "Estimating the noise mitigation effect of local decoupling in printed circuit boards," IEEE Trans. Adv. Packag., vol. 25, no. 2, pp. 154-165, May 2002.
24. T. H. Hubing, J. L. Drewniak, T. P. Van Doren, and D. M. Hockanson, "Power bus decoupling on multilayer printed circuit boards," IEEE Trans. Electromagn. Compat., vol. 37, no. 2, pp. 155-166, May 1995.
25. I. Novak, Z. Yang, L. Wojewoda, L. Smith, H. Ishida, and M. Shimizu, "Inductance of bypass capacitors: How to define, how to measure, how to simulate," in TecForum TF7 of DesignCon, Santa Clara, CA, Jan. 2005.
26. W. F. Richards, J. R. Zinecker, R. D. Clark, and S. A. Long, "Experimental and theoretical investigation of the inductance associated with a microstrip antenna feed," Electromagnetics, vol. 3, pp. 327-346, Sep. 1983.
27. J. Fan, J. L. Drewniak, and J. L. Knighten, "Lumped-circuit model extraction for vias in multilayer substrates," IEEE Trans. Electromagn. Compat., vol. 45, no. 2, pp. 272-280, May 2003.
28. J. Fan, H. Shi, A. Orlandi, J. L. Knighten, and J. L. Drewniak, "Modeling dc power-bus structures with vertical discontinuities using a circuit extraction approach based on a mixed-potential integral equation formulation," IEEE Trans. Adv. Packag., vol. 24, no. 2, pp. 143-157, May 2001.
29. A. E. Ruehli, "Inductance calculations in a complex integrated circuit environment," IBM J. Res. Develop., vol. 16, no. 8, pp. 470-481, Sep. 1972.
30. A. E. Ruehli and P. A. Brennan, "Efficient capacitance calculations for three-dimensional multiconductor systems," IEEE Trans. Microw. Theory Tech., vol. MTT-21, no. 2, pp. 76-82, Feb. 1973.
31. A. E. Ruehli, "Equivalent circuit models for three dimensional multiconductor systems," IEEE Trans. Microw. Theory Tech., vol. MTT-22, no. 3, pp. 216-221, Mar. 1974.
32. S. M. Rao, D. R. Wilton, and A. W. Glisson, "Electromagnetic scattering by surfaces of arbitrary shape," IEEE Trans. Antenna Propag., vol. AP-30, no. 3, pp. 409-418, May 1982.
33. D. M. Pozar, Microwave Engineering, 2nd ed. New York: Wiley, 1998, p. 162.
34. J. Mao, "Circuit model extraction in digital and RF circuits using the partial element equivalent circuit (PEEC) method," Ph.D. dissertation, Dept. Elect. Eng., Univ. Missouri-Rolla, 2004.