Developing a "physical" model for vias

International Engineering Consortium - DesignCon 2006

Volumn 2, Issue , 2006, Pages 1281-1304

  Schuster, Christian ^a   Kwark, Young ^a   Selli, Giuseppe ^b   Muthana, Prathap ^c  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b MISSOURI UNIVERSITY OF SCIENCE AND TECHNOLOGY   (United States)

^c GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPLEX ENVIRONMENTS; HIGH-SPEED COMMUNICATION SYSTEMS; IMPACT SYSTEM; PHYSICS-BASED; POWER INTEGRITY;

COMMUNICATION SYSTEMS; COMPUTER SIMULATION; COST ENGINEERING; POLYCHLORINATED BIPHENYLS; PRINTED CIRCUIT BOARDS;

MODELS;

EID: 84866404184     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (30)

1. R. Abhari, G. V. Eleftheriades, E. van Deventer-Perkins, "Physics-Based CAD Models for the Analysis of Vias in Parallel-Plate Environments", IEEE Transactions on MICROWAVE THEORY AND TECHNIQUES, vol. 49, no. 10, pp. 1697-1707, October 2001.
2. W. D. Becker, R. Mittra, "FDTD Modeling of Noise in Computer Packages", IEEE Transactions on COMPONENTS, PACKAGING AND MANUFACTURING -PART B, vol. 17, no. 3, pp. 240-247, August 1994.
3. A. C Cangellaris, J. L. Prince, L. P. Vakanas, "Frequency-Dependent Inductance and Resistance Calculation for Three-Dimensional Structures in High-Speed Interconnect Systems", IEEE Transactions on COMPONENTS, HYBRIDS, AND MANUFACTURING TECHNOLOGY, vol. 13, no. 1, pp. 154-159, March 1990.
4. S. Chun, A. Haridass, C O'Reilly, "Efficient Modeling of Simultaneous Switching Noise in a Realistic Computer System", IEEE Topical Meeting on Electronic Performance of Electronic Packaging (EPEP), Princeton, NJ, 2003.
5. G. Edlund, Y. Kwark, C Schuster. L. Shan, "Developing a Working Model for Vias", IEC DesignCon Conference, Santa Clara, CA, 2004.
6. J. Fang, Y. Liu, Y. Chen, Z. Wu, A. Agrawal, "Modeling of Power/Ground Plane Noise in High Speed Digital Electronics Packaging", IEEE Topical Meeting on Electrical Performance of Electronic Packaging (EPEP), Monterey, CA, 1993.
7. J. Fang, Y. Chen, Z. Wu, D. Xue, "Model of Interaction Between Signal Vias and Metal Planes in Electronics Packaging", IEEE Topical Meeting on Electrical Performance of Electronic Packaging (EPEP), Monterey, CA, 1994.
8. Q. Gu, E. Yang, M. A. Tassoudji, "Modeling of Vias in Multilayered Integrated Circuits", IEEE Transactions on MICROWAVE THEORY AND TECHNIQUES, vol. 41, no. 2, pp. 206-214, February 1993.
9. Q. Gu, M. A. Tassoudji, S. Y. Poh, R. T. Shin, J. A. Kong, "Coupled Noise Analysis for Adjacent Vias in Multilayered Digital Circuits", IEEE Transactions on CIRCUITS AND SYSTEMS -PART I, vol. 41, no. 12, pp. 796-804, December 1994.
10. R. Ito, R. W. Jackson, T. Hongsmatip, "Modeling of Interconnections and Isolation Within a Multilayered Ball Grid Array Package", IEEE Transactions on MICROWAVE THEORY AND TECHNIQUES, vol. 47, no. 9, pp. 1819-1825, September 1999.
11. H. W. Johnson, M. Graham, "High-Speed Digital Design: A Handbook of Black Magic", Prentice Hall, 1993.
12. H. Johnson, M. Graham, "High-Speed Signal Propagation: Advanced Black Magic", chapter 5.5, Prentice Hall, NJ, 2003.
13. P. Kok, D. De Zutter, "Capacitance of a Circular Symmetric Model of a Via Hole Including Finite Ground Plane Thickness", IEEE Transactions on MICROWAVE THEORY AND TECHNIQUES, vol. 39, no. 7, pp. 1229-1234, July 1991.
14. T. Kushta, K. Narita, T. Kaneko, T. Saeki, H. Tohya "Resonance Stub Effect in a Transition From a Through Via Hole to a Stripline in Multilayer PCB", IEEE WIRELESS COMPONENTS LETTERS, vol. 13, no. 5, pp. 169-171, May 2003.
15. Y. Kwark, C. Schuster, L. Shan, C. Baks, J. Trewhella, "The Recessed Probe Launch - A New Signal Launch for High Frequency Characterization of Board Level Packaging", IEC DesignCon Conference, Santa Clara, CA, 2005.
16. E. Laermans, J. De Geest, D. De Zutter, F. Olyslager, S. Sercu, D. Morlion, "Modeling Differential Via Holes", IEEE Transactions on ADVANCED PACKAGING, vol. 24, no. 3, pp. 357-363
17. E. Laermans, J. De Geest, D. De Zutter, F. Olyslager, S. Sercu, D. Morlion, "Modeling Complex Via Hole Structures", IEEE Transactions on ADVANCED PACKAGING, vol. 25, no. 2, pp. 206-214, May 2002.
18. H. Liaw, H. Merkelo, "Simulation and Modeling of Mode Conversion at Vias in Multilayer Interconnections", IEEE Electronic Components and Technology Conference (ECTC), Las Vegas, NV, 1995.
19. S. Maeda, T. Kashiwa, I. Fukai, "Full Wave Analysis of Propagation Characteristics of Through Hole Using the Finite-Difference Time-Domain Method", IEEE Transactions on MICROWAVE THEORY AND TECHNIQUES, vol. 39, no. 12, pp. 2154-2159, December 1991.
20. T. Okoshi, "Planar Circuits for Microwaves and Lightwaves", ch. 2, Springer, 1984.
21. J. P. Quine, H. F. Webster, H. H. Glascock, R. O. Carlson, "Characterization of Via Connections in Silicon Circuit Boards", IEEE Transactions on MICROWAVE THEORY AND TECHNIQUES, vol. 36, no. 1, pp. 21-27, January 1988.
22. A. E. Ruehli, "Equivalent Circuit Models for Three-Dimensional Multiconductor Systems", IEEE Transactions on MICROWAVE THEORY AND TECHNIQUES, vol. 22, no. 3, pp. 216-221, March 1974.
23. C. Schuster, W. Fichtner, "Parasitic Modes on Printed Circuit Boards and Their Effects on EMC and Signal Integrity", IEEE Transactions on ELECTROMAGNETIC COMPATIBILITY, vol. 43, no. 4, pp. 416-425, November 2001.
24. R. Sorrentino, F. Alessandri, M. Mongiardo, G. Avitabile, L. Roselli, "Full-Wave Modeling of Via Hole Grounds in Microstrip by Three-Dimensional Mode Matching Technique", IEEE Transactions on MICROWAVE THEORY AND TECHNIQUES, vol. 40, no. 12, pp. 2228-2234, December 1992.
25. B. C. Wadell "Transmission Line Design Handbook", ch. 5.9, Artech House, 1991.
26. T. Wang, R. F. Harrington, J. R. Mautz, "Quasi-Static Analysis of a Microstrip Via Through a Hole in a Ground Plane", IEEE Transactions on MICROWAVE THEORY AND TECHNIQUES, vol. 36, no. 6, pp. 1008-1013, June 1988.
27. C. Wang, J. Mao, G. Selli, S. Luan, L. Zhang, J. Fan, D. J. Pommerenke, R. E. DuBroff, J. L. Drewniak, "An Efficient Approach for Power Delivery Network Design with Closed-Form Expressions for Parasitic Interconnect Inductances", submitted to IEEE Transactions on ADVANCED PACKAGING, 2005.
28. J. Yook, N. I. Dibb, L. P. B. Katehi, "Characterization of High Frequency Interconnects Using the Finite Difference Time Domain and Finite Element Methods", IEEE Transactions on MICROWAVE THEORY AND TECHNIQUES, vol. 42, no. 9, pp. 1727-1735, September 1994.
29. J. Zhao, J. Fang, "Significance of Electromagnetic Coupling Through Vias in Electronics Packaging", IEEE Topical Meeting on Electronic Performance of Electronic Packaging (EPEP), San Jose, CA, 1997.
30. J. Zhao, J. Fang, "Validity of Mutual Inductor Model for Electromagnetic Coupling Between Vias in Integrated-Circuit Packages and Printed Circuit Boards", Electronic Components & Technology Conference (ECTC), Seattle, WA, 1998.