Multiple scattering among vias in planar waveguides using preconditioned SMCG method

IEEE Transactions on Microwave Theory and Techniques

Volumn 52, Issue 1 I, 2004, Pages 20-28

  Huang, Chung Chi ^a   Tsang, Leung ^a,b   Chan, Chi Hou ^a   Ding, Kung Hau ^c  

^a University of Washington   (United States)

^b CITY UNIVERSITY OF HONG KONG   (Hong Kong)

^c AIR FORCE RESEARCH LABORATORY   (United States)

Author keywords

Foldy Lax equation; LU; Preconditioning; Sparse matrix; Sparse matrix canonical grid (SMCG); Through hole via

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; ELECTROMAGNETIC SHIELDING; ITERATIVE METHODS; MATRIX ALGEBRA; SCATTERING PARAMETERS; WAVEGUIDES;

FOLDY-LAX EQUATION; PRECONDITIONED SPARSE-MATRIX CANONICAL-GRID METHOD; PRECONDITIONING; THROUGH-HOLE VIA;

PRINTED CIRCUIT BOARDS;

EID: 1242308466     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2003.821229     Document Type: Article

References (24)

1. X. Ye, D. M. Hockanson, M. Li, Y. Ren, W. Cui, J. L. Drewniak, and R. E. DuBroff, "EMI mitigation with multilayer power-bus stacks and via stitching of reference planes," IEEE Trans. Electromagn. Compat., vol. 43, pp. 538-548, Nov. 2001.
2. J. Fang, J. Zhao, and J. Zhang, "Shorting via arrays for the elimination of package resonance to reduce power supply noise in multi-layered area-array IC package," presented at the IEEE Integrated Circuit/Package Design Integration Symp., Feb. 1998.
3. S. Van den Berghe, F. Olyslager, D. de Zutter, J. de Moerloose, and W. Temmerman, "Study of the ground bounce caused by power plane resonances," IEEE Trans. Electromagn. Compat., vol. 40, pp. 111-119, May 1998.
4. K. Ren, C. Y. Wu, and L. C. Zhang, "The restriction on delta-I noise along the power/ground layer in the highspeed digital printed circuit board," in IEEE Int. Electromagnetic Compatibility. Symp., vol. 1, 1998, pp. 511-516.
5. T. Wang, R. F. Harrington, and J. R. Mautz, "Quasi-static analysis of a microstrip via through a hole in a ground plane," IEEE Trans. Microwave Theory Tech., vol. 36, pp. 1008-1013, June 1988.
6. P. Kok and D. D. Zutter, "Capacitance of a circular symmetric model of a via hole including finite ground plane thickness," IEEE Trans. Microwave Theory Tech., vol. 39, pp. 1229-1234, July 1991.
7. E. Laermans, J. De Geest, D. De Zutter, F. Olyslager, S. Sercu, and D. Morlion, "Modeling complex via hole structures," IEEE Trans. Adv. Packag., vol. 25, pp. 206-214, May 2002.
8. A. W. Mathis, A. F. Peterson, and C. M. Butler, "Rigorous and simplified models for the capacitance of a circularly symmetric via," IEEE Trans. Microwave Theory Tech., vol. 45, pp. 1875-1878, Oct. 1997.
9. Q. Li, L. Tsang, and H. Chen, "Quasistatic parameters, low-frequency solutions, and full-wave solutions of a single-layered via," Microwave Opt. Technol. Lett., vol. 35, no. 1, pp. 34-40, Oct. 2002.
10. A. Djordjevic and T. K. Sarkar, "Computation of inductance of simple vias between two striplines above a ground plane," IEEE Trans. Microwave Theory Tech., vol. MTT-33, pp. 268-269, Mar. 1985.
11. A. E. Ruehli and G. Papadopoulos, "Solution of a complex via-pin connector problem using the partial element equivalent circuit (PEEC) method," in IEEE Int. Electromagnetic Compatibility Symp., vol. 2, 1999, pp. 673-678.
12. J. P. Quine, H. F. Webster, H. H. Glascock, and R. O. Carlson, "Characterization of via connections in silicon circuit boards," IEEE Trans. Microwave Theory Tech., vol. 36, pp. 21-27, Jan. 1988.
13. J. G. Yook, N. I. Dib, and L. P. B. Katehi, "Characterization of high frequency interconnects using finite difference time domain and finite element methods," IEEE Trans. Microwave Theory Tech., vol. 42, pp. 1727-1736, Sept. 1994.
14. W. D. Becker, P. H. Harms, and R. Mittra, "Time-domain electromagnetic analysis of interconnects in a computer chip package," IEEE Trans. Microwave Theory Tech., vol. 40, pp. 2155-2163, Dec. 1992.
15. S. G. Hsu and R. B. Wu, "Full-wave characterization of a through hole via in multi-layered packaging," IEEE Trans. Microwave Theory Tech., vol. 43, pp. 1073-1081, May 1995.
16. K. S. Oh, J. E. Schutt-Aine, R. Mittra, and W. Bu, "Computation of the equivalent capacitance of a via in a multilayered board using the closed-form Green's function," IEEE Trans. Microwave Theory Tech., vol. 44, pp. 347-349, Feb. 1996.
17. Q. Gu, A. Tassoudji, S. Y. Poh, R. T. Shin, and J. A. Kong, "Coupled noise analysis for adjacent vias in multilayered digital circuits," IEEE Trans. Circuits Syst., vol. 41, pp. 796-804, Dec. 1994.
18. L. Tsang, H. Chen, C. C. Huang, and V. Jandhyala, "Modeling of multiple scattering among vias in planar waveguides using Foldy-Lax equations," Microwave Opt. Technol. Lett., vol. 31, pp. 201-208, 2001.
19. L. Tsang, J. A. Kong, K. H. Ding, and C. Ao, Scattering of Electromagnetic Waves: Numerical Simulations. New York: Wiley, 2001.
20. H. Chen, Q. Li, L. Tsang, C. C. Huang, and V. Jandhyala, "Analysis of a large number of vias and differential signaling in multilayered structures," IEEE Trans. Microwave Theory Tech., vol. 51, pp. 818-829, Mar. 2003.
21. C. C. Huang, L. Tsang, and C. H. Chan, "Multiple scattering among vias in lossy planar waveguides using SMCG method," IEEE Trans. Adv. Pack., vol. 25, pp. 181-188, May 2002.
22. S. Q. Li, Y. Yu, C. H. Chan, K. F. Chan, and L. Tsang, "A sparse-matrix/canonical grid method for analyzing densely packed interconnects," IEEE Trans. Microwave Theory Tech., vol. 49, pp. 1221-8, July 2001.
23. C. H. Chan and L. Tsang, "A sparse-matrix canonical grid method for scattering by many scatterers," Microwave Opt. Technol. Lett., vol. 8, no. 2, pp. 114-118, Feb. 1995.
24. Preconditioning Methods: Analysis and Application, D. J. Evans, Ed., Gordon and Breach, New York, 1983.