Majority-based tracking forecast memories for stochastic LDPC decoding

IEEE Transactions on Signal Processing

Volumn 58, Issue 9, 2010, Pages 4883-4896

  Tehrani, Saeed Sharifi ^a   Naderi, Ali ^a   Kamendje, Guy Armand ^a   Hemati, Saied ^a   Mannor, Shie ^a,b   Gross, Warren J ^a  

^a MCGILL UNIVERSITY   (Canada)

^b TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

Author keywords

ASIC; CMOS; iterative decoding; low density parity check; stochastic decoding

Indexed keywords

10GBASE-T; AREA EFFICIENT; ASIC; CLOCK FREQUENCY; CMOS; CMOS 90-NM TECHNOLOGIES; DECODING PERFORMANCE; HIGH THROUGHPUT; IEEE 802.3; LDPC CODES; LDPC DECODER; LOW DENSITY PARITY CHECK; SILICON CORES; STOCHASTIC DECODING;

BIT ERROR RATE; CODING ERRORS; ELECTRIC POWER SUPPLIES TO APPARATUS; FREQUENCY SELECTIVE FADING; STOCHASTIC SYSTEMS;

ITERATIVE DECODING;

EID: 77955599009     PISSN: 1053587X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TSP.2010.2051434     Document Type: Article

References (41)

1. R. G. Gallager, Low Density Parity Check Codes. Cambridge, MA: MIT Press, 1963.
2. F. Kschischang, B. Frey, and H. Loeliger, "Factor graphs and the sum-product algorithm," IEEE Trans. Inf. Theory, vol.47, no.2, pp. 498-519, Feb. 2001.
3. D. J. C. MacKay and R. M. Neal, "Near Shannon limit performance of low density parity check codes," Electron. Lett., vol.32, no.18, pp. 1645-1646, 1996.
4. D. J. C. MacKay, "Good error-correcting codes based on very sparse matrices," IEEE Trans. Inf. Theory, vol.45, pp. 399-432, Mar. 1999.
5. The IEEE P802.3an 10GBASE-T Task Force [Online]. Available: www.ieee802.org/3/an
6. The IEEE 802.16 Working Group [Online]. Available: http://www. ieee802.org/16/
7. The IEEE 802.11n Working Group [Online]. Available: http://www. ieee802.org/11/
8. The Digital Video Broadcasting standard [Online]. Available: www. dvb.org
9. B. Gaines, Advances in Information Systems Science. New York: Plenum, 1969, ch. 2, pp. 37-172.
10. V. Gaudet and A. Rapley, "Iterative decoding using stochastic computation," Electron. Lett., vol.39, no.3, pp. 299-301, Feb. 2003.
11. A. Rapley, C. Winstead, V. Gaudet, and C. Schlegel, "Stochastic iterative decoding on factor graphs," in Proc. 3rd Int. Symp. Turbo Codes Related Topics, Brest, France, Sep. 2003, pp. 507-510.
12. W. J. Gross, V. Gaudet, and A. Milner, "Stochastic implementation of LDPC decoders," in Proc. 39th Asilomar Conf. Signals, Systems, Computers, Pacific Grove, CA, Nov. 2005, pp. 713-717.
13. C. Winstead, V. Gaudet, A. Rapley, and C. Schlegel, "Stochastic iterative decoders," in Proc. IEEE ISIT, Sep. 2005, pp. 1116-1120.
14. C. Winstead, "Error-control decoders and probabilistic computation," presented at the Tohoku Univ. 3rd SOIM-COE Conf., Sendai, Japan, Oct. 2005.
15. S. Sharifi Tehrani, W. J. Gross, and S. Mannor, "Stochastic decoding of LDPC codes," IEEE Commun. Lett., vol.10, no.10, pp. 716-718, Oct. 2006.
16. S. Sharifi Tehrani, S. Mannor, and W. J. Gross, "An area-efficient FPGA-based architecture for fully-parallel stochastic LDPC decoding," in Proc. IEEE SiPS, Shanghai, China, Oct. 2007, pp. 255-260.
17. S. Sharifi Tehrani, S. Mannor, and W. J. Gross, "Fully parallel stochastic LDPC decoders," IEEE Trans. Signal Process., vol.56, no.11, pp. 5692-5703, Nov. 2008.
18. S. Sharifi Tehrani, C. Jego, B. Zhu, and W. J. Gross, "Stohastic decoding of linear block codes with high-densiy parity-check matrices," IEEE Trans. Signal Process., vol.56, no.11, pp. 5733-5739, Nov. 2008.
19. G. Sarkis, S. Mannor, and W. J. Gross, "Stochastic decoding of LDPC codes over GF(q)," in Proc. IEEE Int. Conf. Communications (ICC), Dresden, Germany, pp. 1-5.
20. S. Sharifi Tehrani, A. Naderi, G.-A. Kamendje, S. Mannor, and W. J. Gross, "Tracking forecast memories in stochastic decoders," in Proc. IEEE Int. Conf. Acoustics, Speech, Signal Processing (ICASSP), Taipei, Taiwan, Apr. 2009, pp. 561-564.
21. S. Sharifi Tehrani, A. Naderi, G.-A. Kamendje, S. Mannor, and W. J. Gross, "Tracking forecast memories for stochastic decoding," J. Signal Process. Syst. (Invited Paper) 2010 [Online]. Available: http://www. springerlink.com/content/9j386874m12681r0/, accepted for publication
22. F. Leduc-Primeau, S. Hemati, W. Gross, and S. Mannor, "A relaxed half-stochastic iterative decoder for LDPC codes," in Proc. IEEE Global Telecommunications Conf., Nov. 30-Dec. 4, 2009, pp. 1-6.
23. A. Blanksby and C. Howland, "A 690-mw 1-Gb/s 1024-b rate-1/2 lowdensity parity-check code decoder," IEEE J. Solid-State Circuits, vol.37, no.3, pp. 404-412, Mar. 2002.
24. A. Darabiha, A. C. Carusone, and F. R. Kschischang, "Block- interlaced LDPC decoders with reduced interconnect complexity," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.55, no.1, pp. 74-78, Jan. 2008.
25. Z. Zhang, L. Dolecek, B. Nikolic, V. Anantharam, and M. Wainwright, "Lowering LDPC error floors by postprocessing," in Proc. IEEE Global Communications Conf. (IEEE GLOBECOM), Nov. 2008, pp. 1-6.
26. Z. Zhang, L. Dolecek, B. Nikolic, V. Anantharam, and M. J. Wainwright, "Design of LDPC decoders for low error rate performance," IEEE Trans. Commun. [Online]. Available: http://www.eecs.berkeley. edu/\texttildelowananth/ 2008+/TCOM0303.pdf, to be published
27. J. M. Ortega and W. C. Rheinboldt, Iterative Solution of Nonlinear Equations in Several Variables. New York: Academic, 1970.
28. D. M. Young and R. T. Gregory, A Survey of Numerical Mathematics. Reading, MA: Addison-Wesley, 1973.
29. C. T. Kelley, Iterative Methods for Linear and Nonlinear Equations. Philadelphia, PA: SIAM, 1995.
30. I. Djurdjevic, J. Xu, K. Abdel-Ghaffar, and S. Lin, "A class of lowdensity parity-check codes constructed based on Reed-Solomon codes with two information symbols," IEEE Commun. Lett., vol.7, no.7, pp. 317-319, Jul. 2003.
31. T. Mohsenin and B. M. Baas, "Split-row: A reduced complexity, high throughput LDPC decoder architecture," in Proc. IEEE Int. Conf. Computer Design (ICCD), 2006, pp. 320-325.
32. T. Mohsenin and B. M. Baas, "High-throughput LDPC decoders using a multiple split-row method," in IEEE Int. Conf. Acoustics, Speech, Signal Processing (ICASSP), 2007.
33. T. Mohsenin, D. Truong, and B. Baas, "A low-complexity messagepassing algorithm for reduced routing congestion in LDPC decoders," IEEE Trans. Circuits Syst. I [Online]. Available: http://www.ece.ucdavis. edu/vcl/pubs/2009.11.TCAS.LDPC/ldpc.tcas.pdf, accepted for publication
34. M. Ardakani and F. Kschischang, "Gear-shift decoding," IEEE Trans. Commun., vol.54, no.7, pp. 1235-1242, Jul. 2006.
35. Z. Zhang, V. Anantharam, M.Wainwright, and B. Nikolic, "A 47 Gb/s LDPC decoder with improved low error rate performance," in Proc. Symp. VLSI Circuits, Jun. 2009.
36. Z. Zhang, V. Anantharam, M. J. Wainwright, and B. Nikolic, "An efficient 10GBASE-T ethernet LDPC decoder design with low error floors," IEEE J. Solid-State Circuits, vol.45, no.4, pp. 843-855, Apr. 2010.
37. A. Darabiha, "VLSI Architectures for multi-Gbps low-density paritycheck decoders," Ph.D. dissertation, University of Toronto, Toronto, ON, Canada, 2008.
38. A. Darabiha, A. C. Carusone, and F. R. Kschischang, "A 3.3-Gbps bitserial block-interlaced min-sum LDPC decoder in 0.13-um CMOS," in Proc. Custom Integrated Circuits Conf., Sep. 2007, pp. 459-462.
39. L. Liu and C.-J. R. Shi, "Sliced message passing: High throughput overlapped decoding of high-rate low density parity-check codes," IEEE Trans. Circuits Syst. I, vol.55, pp. 3697-3710, Dec. 2008.
40. T. L. Brandon, R. Hang, G. Block, V. Gaudet, B. F. Cockburn, S. L. Howard, C. Giasson, K. Boyle, S. S. Zeinoddin, A. Rapley, S. Bates, D. G. Elliott, and C. Schlegel, "A scalable LDPC decoder ASIC architecture with bit-serial message exchange," Integr. VLSI J., vol.41, no.3, pp. 385-398, May 2008.
41. David MacKay's Gallager Code Resources [Online]. Available: http:// www.inference.phy.cam.ac.uk/mackay/codes/