Lowering LDPC error floors by postprocessing

GLOBECOM - IEEE Global Telecommunications Conference

Volumn , Issue , 2008, Pages 3074-3079

  Zhang, Zhengya ^a   Dolecek, Lara ^b   Nikolić, Borivoje ^a   Anantharam, Venkat ^a   Wainwright, Martin J ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ABSORBING SET; BIT ERROR RATE PERFORMANCE; COMBINATORIAL STRUCTURES; ERROR FLOOR; ERROR RATE; HARDWARE EMULATION; LDPC CODES; LOW DENSITY PARITY CHECK; MESSAGE-PASSING DECODER; ORDERS OF MAGNITUDE; POSTPROCESSING APPROACH; REED SOLOMON;

CODING ERRORS; DECODING; FLOORS; MESSAGE PASSING; OPTICAL COMMUNICATION;

BIT ERROR RATE;

EID: 67249164475     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/GLOCOM.2008.ECP.590     Document Type: Conference Paper

References (17)

1. R.G. Gallager, Low-Density Parity-Check Codes, Cambridge, MA: MIT Press, 1963.
2. T. Richardson, "Error floors of LDPC codes," in Proc. of the Allerton Conference on Communications, Control, and Computing, Monticello, IL, pp. 1426-1435, Oct. 2003.
3. Z. Zhang, L. Dolecek, B. Nikolic, V. Anantharam, M.J. Wainwright, "Design of LDPC decoders for low error rate performance," submitted to IEEE Trans. on Communications, Mar. 2008.
4. Z. Zhang, L. Dolecek, B. Nikolic, V. Anantharam, M. Wainwright, "Investigation of error floors of structured low-density parity-check codes by hardware emulation," in Proc. of IEEE GLOBECOM, San Francisco, CA, Nov. 2006.
5. Z. Zhang, L. Dolecek, M. Wainwright, V. Anantharam, B. Nikolic, "Quantization effects of low-density parity-check codes," in Proc. IEEE Int. Conf. on Communications, Glasgow, UK, Jun. 2007.
6. S. Landner, O. Milenkovic, "Algorithmic and combinatorial analysis of trapping sets in structured LDPC codes," in Proc. of IEEE Int. Conf. on Wireless Networks, Communications, and Mobile Computing, Maui, HI, Jun. 2005.
7. C.A. Cole, S.G. Wilson, "Message passing decoder behavior at low error rates," submitted to IEEE Trans. on Communications.
8. A.I. Vila Casado, M. Griot, R.D. Wesel, "Informed dynamic scheduling for belief-propogation decoding of LDPC codes," in Proc. IEEE Int. Conf. on Communications, Glasgow, UK, Jun. 2007.
9. Y. Han, W.E. Ryan, "LDPC decoder strategies for achieving low error floors," in Proc. of Information Theory and Applications Workshop, San Diego, CA, Jan. 2008.
10. C. Di, D. Proietti, I.E. Telatar, T.J. Richardson, R.L. Urbanke, "Finite- length analysis of low-density parity-check codes on the binary erasure channel," IEEE Trans. on Information Theory, vol.48, no.6, pp. 1570-1579, Jun. 2002.
11. J. Chen, A. Dholakia, E. Eleftheriou, M.P.C. Fossorier, X. Hu, "Reduced- complexity decoding of LDPC codes," IEEE Trans. on Communications, vol. 53. no. 8, pp. 1288-1299, Aug. 2005.
12. L. Dolecek, Z. Zhang, V. Anantharam, M.J. Wainwright, B. Nikolic, "Analysis of absorbing sets and fully absorbing sets of array-based LDPC codes," submitted to IEEE Trans. on Information Theory, Feb. 2008.
13. L. Dolecek, Z. Zhang, V. Anantharam, M. Wainwright, B. Nikolic, "Analysis of absorbing sets for array-based LDPC codes," in Proc. of IEEE Int. Conf. on Communications, Glasgow, UK, Jun. 2007.
14. D. MacKay, M. Postol, "Weaknesses of Margulis and Ramanujan-Margulis low-density parity check codes," Electronic Notes in Theoretical Computer Science, vol.74, pp. 97-104, 2003.
15. I. Djurdjevic, J. Xu, K. Abdel-Ghaffar, and S. Lin, "A class of low- density parity-check codes constructed based on Reed-Solomon codes with two information symbols," IEEE Communications Letters, vol. 7, no. 7, pp. 317-319, Jul. 2003.
16. Specific requirements Part 3: Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer Specifications Amendment 1: Physical Layer and Management Parameters for 10 Gb/s Operation, Type 10GBASE-T, IEEE Standard 802.3AN-2006, Sep. 2006.
17. C. Chang, J. Wawrzynek, R.W. Brodersen, "BEE2: a high-end reconfigurable computing system," in IEEE Design & Test of Computers, vol.22, no.2, pp. 114-125, Mar. 2005.