Tracking forecast memories in stochastic decoders

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

Volumn , Issue , 2009, Pages 561-564

  Tehrani, Saeed Sharifi ^a   Naderi, Ali ^a   Kamendje, Guy Armand ^a   Mannor, Shie ^a   Gross, Warren J ^a  

^a MCGILL UNIVERSITY   (Canada)

Author keywords

ASIC; Iterative (channel) decoding; Low density parity check codes; Stochastic decoding

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; AUDIO SIGNAL PROCESSING; CHANNEL CODING; ITERATIVE DECODING; SPEECH COMMUNICATION;

AREA REQUIREMENT; BIT STREAM; CHANNEL DECODER; DE CORRELATIONS; DECODING PERFORMANCE; HARDWARE COMPLEXITY; LOW-DENSITY PARITY-CHECK (LDPC) CODES; STOCHASTIC DECODING;

STOCHASTIC SYSTEMS;

EID: 70349440997     PISSN: 15206149     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/icassp.2009.4959645     Document Type: Conference Paper

References (10)

1. D. J. C. MacKay and R. M. Neal, "Near Shannon limit performance of low density parity check codes," Electron. Lett., vol. 32, no. 18, pp. 1645-1646, 1996.
2. F. Kschischang, B. Frey, and H. Loeliger, "Factor graphs and the sum-product algorithm," IEEE Trans. Inform. Theory, vol. 47, no. 2, pp. 498-519, Feb 2001.
3. V. Gaudet and A. Rapley, "Iterative decoding using stochastic computation," Electron. Lett., vol. 39, no. 3, pp. 299-301, Feb. 2003.
4. A. Blanksby and C.J. Howland, "A 690-mw 1-Gb/s 1024-b rate-1/2 low-density parity-check code decoder," IEEE J. of Solid-State Circuits, vol. 37, no. 3, pp. 404-412, March 2002.
5. A. Darabiha, A. Chan Carusone, and F. R. Kschischang, "Block-interlaced LDPC decoders with reduced interconnect complexity," IEEE Trans. on Circuits and Systems-II: Express briefs, vol. 55, no. 1, pp. 74-78, Jan. 2008.
6. S. Sharifi Tehrani, S. Mannor, and W. J. Gross, "Fully parallel stochastic LDPC decoders," IEEE Trans. on Signal Processing, vol. 56, no. 11, pp. 5692-5703, Nov. 2008.
7. Chris Winstead, "Error-control decoders and probabilistic computation," in Tohoku Univ. 3rd SOIM-COE Conf., Sendai, Japan, Oct. 2005, pp. 349-352.
8. S. Sharifi Tehrani, W. J. Gross, and S. Mannor, "Stochastic decoding of LDPC codes," IEEE Comm. Lett., vol. 10, no. 10, pp. 716-718, Oct. 2006.
9. S. Sharifi Tehrani, C. Jego, B. Zhu, and W. J. Gross, "Stohastic decoding of linear block codes with high-densiy parity-check matrices," IEEE Trans. on Signal Processing, vol. 56, no. 11, pp. 5733-5739, Nov. 2008.
10. S. Sharifi Tehrani, S. Mannor, and W. J. Gross, "An area-efficient FPGA-based architecture for fully-parallel stochastic LDPC decoding," in Proc. of the IEEE Workshop on Signal Processing Systems (SiPS), Shanghai, China, Oct. 2007, pp. 255-260.