KAHRISMA: A novel hypermorphic reconfigurable-instruction-set multi-grained-array architecture

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2010, Pages 819-824

  Koenig, Ralf ^a   Bauer, Lars ^a   Stripf, Timo ^a   Shafique, Muhammad ^a   Ahmed, Waheed ^a   Becker, Juergen ^a   Henkel, Jörg ^a  

^a KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SOFTWARE; RECONFIGURABLE ARCHITECTURES; SYSTEMS ANALYSIS;

ARCHITECTURES FOR EMBEDDED SYSTEMS; COMPUTATIONAL DOMAINS; FUTURE APPLICATIONS; HARDWARE ACCELERATION; INSTRUCTION SET ARCHITECTURE; NEXT-GENERATION APPLICATIONS; PROCESSOR ARCHITECTURES; RUN-TIME RECONFIGURABLE;

EMBEDDED SYSTEMS;

EID: 77953118548     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2010.5456939     Document Type: Conference Paper

References (30)

1. M. Shafique, L. Bauer, and J. Henkel, "Optimizing the H.264/AVC video encoder application structure for reconfigurable and application-specific platforms," JSPS'08: Journal of Signal Processing Systems, 2008.
2. ITU-T Rec. H.264 and ISO/IEC 14496-10:2005 (E) (MPEG-4 AVC), "Advanced video coding for generic audiovisual services," 2005.
3. R. Giorgi et al., "Analyzing Scalability of Deblocking Filter of H.264 via TLP exploitation in a new many-core architecture," in EUROMICRO Conf. Digit. Syst. Design Arch., Methods and Tools, 2008, pp. 189-194.
4. B. Mei et al., "ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix," in FPL'03: Conf. on Field Program. Logic and Appl., 2003, pp. 61-70.
5. PACT XPP Technologies, "XPP-III Processor Overview ," http://www.pactxpp.com/main/download/XPP-III\-overview\-WP.pdf.
6. G. S. et al., "Lessons learned from designing the MONTIUM - a coarse-grained reconfigurable processing tile," in Int'l Symp. on System-on-Chip, 2004, pp. 29-32.
7. P. Master, "Reconfigurable hardware and software architectural constructs for the enablement of resilient computing systems," ASAP'06: Int'l Conf. on Appl.-specific Syst., Arch. and Proc., pp. 50-55, 2006.
8. Z. A. Ye et al., "CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit," SIGARCH Computer Architecture News, vol. 28, no. 2, pp. 225-235, 2000.
9. A. Lodi et al., "XiSystem: a XiRisc-based SoC with reconfigurable IO module," in IEEE Journal of Solid-State Circuits, vol. 41, no. 1, 2006, pp. 85-96.
10. A. Rivaton et al., "Implementing non power-of-two FFTs on coarse-grain reconfigurable architectures," in Proceedings of the International Symposium on System-on-Chip (SoC 2005), 2005, pp. 82-85.
11. G. Smit et al., "Overview of the 4S project," in International Symposium on System-on-Chip, 2005, pp. 70-73.
12. F. Thoma et al., "MORPHEUS: Heterogeneous reconfigurable computing," in Int'l Conf. on Field Progr. Logic and Appl., 2007, pp. 409-414.
13. W. Qin and S. Malik, "Architecture description languages for retargetable compilation," in The Compiler Design Handbook. CRC Press, 2002, pp. 535-564.
14. N. Dutt and P. Mishra, "Architecture description languages for programmable embedded systems," in IEEE Proceedings: Computers and Digital Techniques, vol. 152, no. 3, 2005, pp. 285-297.
15. A. Chattopadhyay et al., "Design space exploration of partially reconfigurable embedded processors," in DATE'07: Conference on Design, Automation and Test in Europe, 2007, pp. 319-324.
16. F. Sun et al., "A scalable application-specific processor synthesis methodology," in ICCAD'03: Proceedings of the IEEE/ACM Int'l Conf. on Comp.-Aided Design, 2003, pp. 283-290.
17. P. Biswas et al., "Introduction of local memory elements in instruction set extensions," DAC'04: Conf. on Design Autom., pp. 729-734, 2004.
18. H. H. et al., "An efficient framework for dynamic reconfiguration of instruction-set customization," in Int'l Conf. on Compilers, Arch., and Synth. for Embed. Syst., 2007, pp. 135-144.
19. P. B. et al., "Compiling Custom Instructions onto Expression-Grained Reconfigurable Architectures," Int'l Conf. on Compilers, Arch. & Synth. for Embed. Syst., pp. 51-60, 2008.
20. N. Clark et al., "An architecture framework for transparent instruction set customization in embedded processors," ISCA'05: 32nd International Symposium on Computer Architecture, pp. 272-283, June 2005.
21. C. Galuzzi et al., "Automatic selection of application-specific instruction-set extensions," in CODES+ISSS'06: Int'l Conf. on Hardware/software codesign and system synthesis, 2006, pp. 160-165.
22. R. Lysecky, G. Stitt, and F. Vahid, "Warp processors," ACM Trans. Des. Autom. Electron. Syst., vol. 11, no. 3, pp. 659-681, 2006.
23. L. Bauer, M. Shafique, and J. Henkel, "Run-time instruction set selection in a transmutable embedded processor," in DAC'08: Proceedings of the 45th annual Conference on Design Automation, 2008, pp. 56-61.
24. L. Bauer, M. Shafique, and J. Henkel, "A computation- and communication- infrastructure for modular Special Instructions in a dynamically reconfigurable processor," in FPL, 2008, pp. 203-208.
25. B. M. Brosgol, "TCOLAda and the "Middle End" of the PQCC Ada compiler," in Proceedings of the ACM-SIGPLAN symposium on The ADA programming language, 1980, pp. 101-112.
26. LLVM Compiler Infrastructure, http://www.llvm.org.
27. L. Bauer, M. Shafique, S. Kreutz, and J. Henkel, "Run-time system for an extensible embedded processor with dynamic instruction set," in DATE'08: Proceedings of the conference on Design, Automation and Test in Europe, 2008, pp. 752-757.
28. V. R. J. Daemen, "AES Proposal: Rijndael," http://csrc.nist. gov/encryption/aes, 1999.
29. D. M. et al., "Context-based adaptive binary arithmetic coding in the h.264/avc video compression standard," Circuits and Systems for Video Techn., IEEE Trans. on, vol. 13, no. 7, pp. 620-636, July 2003.
30. Y. Chen et. al, "Accelerating Video Feature Extractions in CBVIR on Multi-Core Systems," Intel Technology Journal, November 2007.