A computation- and communication- infrastructure for modular special instructions in a dynamically reconfigurable processor

Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2008, Pages 203-208

  Bauer, Lars ^a   Shaflque, Muhammad ^a   Henkel, Jörg ^a  

^a UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; APPLICATIONS; EMBEDDED SYSTEMS; MOTION ESTIMATION;

APPLICATION ACCELERATORS; APPLICATION DOMAINS; APPLICATION SPECIFIC INSTRUCTION SET PROCESSORS; DATA PATHS; DO-MAINS; DYNAMICALLY RECONFIGURABLE PROCESSORS; GENERAL PURPOSE PROCESSORS; H.264 VIDEO ENCODERS; HIGH FLEXIBILITIES; HIGH-PERFORMANCE; INFRA-STRUCTURE; INSTRUCTION SETS; MODULAR; NOVEL CONCEPTS; RECONFIGURABLE; RECONFIGURABLE PROCESSORS; SPECIFIC REQUIREMENTS; SPEED-UP;

BENCHMARKING;

EID: 54949142209     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2008.4629932     Document Type: Conference Paper

References (19)

1. J. Henkel, "Closing the SoC Design Gap", IEEE Computer, vol. 36, issue 9, pp. 119-121, 2003.
2. C. Bobda, "Introduction to Reconfigurable Computing", Springer, ISBN 978-1-4020-6088-5, 2007.
3. S. Vassiliadis, D. Soudris, "Fine- and Coarse-Grain Reconfigurable Computing", Springer, ISBN 978-1 -4020-6504-0, 2007.
4. L. Bauer, M. Shafique, S. Kramer, J. Henkel, "RISPP: Rotating Instruction Set Processing Platform", Design Automation Conference (DAC), pp. 791-796, 2007.
5. L. Bauer, M. Shafique, S. Kreutz, J. Henkel, "Run-time System for an Extensible Embedded Processor with Dynamic Instruction Set", Conference on Design, Automation & Test in Europe (DATE), pp. 752-757, 2008.
6. L. Bauer, M. Shafique, J. Henkel, "Run-time Instruction Set Selection in a Transmutable Embedded Processor", Design Automation Conference (DAC), pp. 56-61, 2008.
7. R. Razdan, M. D. Smith, "A High-Performance Mieroarchi-tecture with Hardware-Programmable Functional Units", Intl. Symposium on Microarchitecture, pp. 172-180, 1994.
8. M. Wirthlin, B. Hutchings, "A dynamic instruction set computer", Symp. on FPGAs for custom comp. mach., pp. 99-107, 1995.
9. J. Jacob, P. Chow, "Memory interfacing and instruction specification for reconfigurable processors", Int'l Symposium on FPGAs, pp. 145-154, 1999.
10. Z. A. Ye et al, "CHIMAERA: a High Performance Architecture with a tightly coupled reconfigurable functional unit", Intl. Symp. on Computer Architecture (ISCA), pp. 225-235, 2000.
11. S. Vassiliadis, et al., "The MOLEN polymorphic processor", Trans, on Computers, vol. 53, issue 11, pp. 1363-1375, 2004.
12. M. Dales, "Managing a Reconfigurable Processor in a General Purpose Workstation Environment", Design Automation and Test in Europe (DATE), pp. 980-985, 2003.
13. R. Lysecky, G Stitt, F. Vahid, "Warp Processors", Transaction on Design Automation of Electronic Systems (TODAES), vol. 11, issue 3, pp. 659-681, 2006.
14. Z. Li, S. Hauck, "Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and de-fragmentation", Int'l Symp. on FPGAs, pp. 187-195, 2002.
15. M. Majer, J. Teich, A. Ahmadinia, C. Bobda, "The Erlangen Slot Machine: A Dynamically Reconfigurable FPGA-Based Computer", VLSI Signal Processing Systems, pp. 15-31, 2007.
16. H. ElGindy et al., "RMB - a Reconfigurable Multiple Bus Network", IEEE Symposium on High-Performance Computer Architectures (HPCA), pp. 108-117, 1996.
17. C. Bobda, A. Ahmadinia, M. Majer, S. Fekete, J. van der Veen, "DyNoC: a Dynamic Infrastructure for Communication in Dynamically Reconfigurable Devices", Int'l Conf. on Field Programmable Logic and Applications (FPL), pp. 153-158, 2005.
18. M. Ullmann, et al., "An FPGA Run-Time System for Dynamical On-Demand Reconfiguration", Int'l Parallel and Distributed Processing Symposium (IPDPS), pp. 135-142, 2004.
19. T. Mak, P. Sedcole, P. Cheung, W. Luk, "On-FPGA Communication Architecture and Design Factors", Int'l Conf. on Field Programmable Logic and Applications (FPL), pp. 1-8, 2006.