Compiling custom instructions onto expression-grained reconfigurable architectures

Embedded Systems Week 2008 - Proceedings of the 2008 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES'08

Volumn , Issue , 2008, Pages 51-59

  Bonzini, Paolo ^a   Ansaloni, Giovanni ^a   Pozzi, Laura ^a  

^a UNIVERSITY OF LUGANO   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS; PROGRAM COMPILERS;

APPLICATION SPECIFICS; COARSE GRAIN RECONFIGURABLE ARRAYS; CONFIGURATION BITSTREAM; CUSTOM CIRCUITS; CUSTOM INSTRUCTIONS; CUSTOMIZABLE PROCESSORS; DESIGN SPACES; GENERAL-PURPOSE PROCESSORS; NOVEL ALGORITHMS; PROCESSING ELEMENTS; RE-CONFIGURABLE ARCHITECTURES; RECONFIGURABLE ARRAYS; RECONFIGURABLE FABRICS; RETARGETABLE; SINGLE CYCLES; SUB-EXPRESSIONS; SUBGRAPH;

EMBEDDED SYSTEMS;

EID: 63349104245     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1450095.1450106     Document Type: Conference Paper

References (18)

1. G. Ansaloni, P. Bonzini, and L. Pozzi, "Design and architectural exploration of expression-grained reconfigurable arrays," in Proceedings of the 6th Symposium on Application Specific Processors, Anaheim, CA, June 2008.
2. N. Clark, M. Kudlur, H. Park, S. Mahlke, and K. Flautner, "Application-specific processing on a general-purpose core via transparent instruction set customization," in MICRO 37: Proceedings of the 37th Annual International Symposium on Microarchitecture. Washington, DC, USA: IEEE Computer Society, Dec. 2004, pp. 30-40.
3. A. K. Verma, P. Brisk, and P. Ienne, "Rethinking custom ISE identification: A new processor-agnostic method," in Proceedings of the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems, Salzburg, Austria, Oct. 2007, pp. 125-134.
4. C. Morra, J. a. M. P. Cardoso, and J. Becker, "Using rewriting logic to match patterns of instructions from a compiler intermediate form to coarse-grained processing elements," in Proceedings of the 2007 IEEE International Parallel and Distributed Processing Symposium, 2007, Mar. 2007, pp. 1-8.
5. R. Geiß, G. V. Batz, D. Grund, S. Hack, and A. Szalkowski, "GrGen: A fast SPO-based graph rewriting tool," in Proceedings of the 3rd Internatial Conference on Graph Transformations, Natal, Brazil, Sept. 2006.
6. K. Atasu, L. Pozzi, and P. Ienne, "Automatic application-specific instruction-set extensions under microarchitectural constraints," in Proceedings of the 40th Design Automation Conference, Anaheim, Calif., June 2003, pp. 256-61.
7. N. Clark, A. Hormati, S. Mahlke, and S. Yehia, "Scalable subgraph mapping for acyclic computation accelerators," in Proceedings of the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems, Seoul, South Korea, Oct. 2006, pp. 147-157.
8. P. Y. Calland, A. Mignotte, O. Peyran, Y. Robert, and F. Vivien, "Retiming DAG's," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no. 12, pp. 1319-25, Dec. 1998.
9. M. Guthaus, J. Ringenberg, D. Ernst, T. Austin, T. Mudge, and R. Brown, "MiBench: A free, commercially representative embedded benchmark suite," in Proceedings of the IEEE 40th Annual Workshop on Workload Characterization, Dec. 2001, pp. 3-14. [Online]. Available: http://www.eecs.umich.edu/mibench/Publications/MiBench.pdf
10. M. Galanis, G. Theodoridis, S. Tragoudas, and C. Goutis, "A high-performance data path for synthesizing DSP kernels," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 6, pp. 1154-1162, June 2006.
11. B. Mei, S. Vernalde, D. Verkest, H. De Man, and R. Lauwereins, "DRESC: A retargetable compiler for coarse-grained reconfigurable architectures," in Proceedings of the IEEE International Conference on Field-Programmable Technology, Dec. 2002, pp. 166-173.
12. M. Ahn, J. Yoon, Y. Paek, Y. Kim, M. Kiemb, and K. Choi, "A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures," in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. European Design and Automation Association 3001 Leuven, Belgium, Belgium, Mar. 2006, pp. 363-368.
13. J. W. Yoon, A. Shrivastava, S. Park, M. Ahn, R. Jeyapaul, and Y. Paek, "SPKM: A novel graph-drawing based algorithm for application mapping onto coarse-grained reconfigurable architectures," in Proceedings of the Asia and South Pacific Design Automation Conference, Seoul, Korea, Jan. 2008.
14. Y. Guo, G. J. Smit, H. Broersma, and P. M. Heysters, "A graph covering algorithm for a coarse-grain reconfigurable system," in Proceedings of the 2003 ACM Conference on Languages, Compilers, and Tools for Embedded Systems. New York, NY, USA: ACM, July 2003, pp. 199-208.
15. H. Singh, L. Ming-Hau, L. Guangming, F. J. Kurdahi, N. Bagherzadeh, and E. M. Chaves Filho, "Morphosys: An integrated reconfigurable system for data-parallel computation-intensive applications," IEEE Transactions on Computers, vol. 49, no. 5, pp. 465-481, May 2000.
16. F. Bouwens, M. Berekovic, A. Kanstein, and G. Gaydadjiev, "Architectural exploration of the ADRES coarse-grained reconfigurable array," in Reconfigurable Computing: Architectures, Tools and Applications, ser. Lecture Notes in Computer Science. Berlin: Springer, June 2007, vol. 4419, pp. 1-13.
17. M.-H. Lee, H. Singh, G. Lu, N. Bagherzadeh, F. J. Kurdahi, E. M. C. Filho, and V. C. Alves, "Design and implementation of the MorphoSys reconfigurable computing processor," Journal of VLSI Signal Processing Systems, vol. 24, no. 2-3, pp. 147-164, Mar. 2000.
18. PACT XPP Technologies, Inc., "XPP-III processor overview," 2006. [Online]. Available: http://www.pactxpp.com/main/download/XPP-III- overview-WP.pdf