Design space exploration of partially re-configurable embedded processors

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2007, Pages 319-324

  Chattopadhyay, A ^a   Ahmed, W ^a   Karuri, K ^a   Kammler, D ^a   Leupers, R ^a   Ascheid, G ^a   Meyr, H ^a  

^a RWTH AACHEN UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTEGRATED CIRCUIT MANUFACTURE; RESOURCE ALLOCATION;

APPLICATION-SPECIFIC INSTRUCTION-SET PROCESSORS (ASIP); DESIGN SPACE EXPLORATION;

PROGRAM PROCESSORS;

EID: 34548316215     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2007.364611     Document Type: Conference Paper

References (20)

1. R. Hartenstein, M. Herz, T. Hoffmann and U. Nageldinger, "KressArray Xplorer: a new CAD environment to optimize Reconfigurable Datapath Array," in Proceedings of the 2000 conference on Asia South Pacific design automation.
2. Stretch, http://www.stretchinc.com.
3. B. Mei, A. Lambrechts, D. Verkest, J. Mignolet and R. Lauwereins, "Architecture Exploration for a Reconfigurable Architecture Template," in IEEE Design & Test, 2005.
4. A. Fauth, J. V. Praet, and M. Freericks, "Describing Instruction Set Processors Using nML," in Proc. of the European Design and Test Conference (ED&TC), 1995.
5. A. Halambi, P. Grun, V. Ganesh, A. Khare, N. Dutt, and A. Nicolau, "EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability," in Proc. of the Conference on Design, Automation & Test in Europe (DATE), 1999.
6. Target Compiler Technologies, http://www.retarget.com.
7. A. Hoffmann, T. Kogel, A. Nohl, G. Braun, O. Schliebusch, O. Wahlen, A. Wieferink, and H. Meyr, "A Novel Methodology for the Design of Application Specific Instruction-Set Processor Using a Machine Description Language," in IEEE Transactions on Computer-Aided Design of Integrated Cicuits and Systems (TCAD) vol. 20 no. 11, pp. 1338-1354, IEEE, 2001.
8. F. Barat, R. Lauwereins, and G. Deconinck, "Reconfigurable instruction set processors from a hardware/software perspective," IEEE Trans. Softw. Eng., vol. 28, no. 9, pp. 847-862, 2002.
9. C. Mucci, F. Campi, A. Deledda, A. Fazzi, M. Ferri, M. Bocchi, "A Cycle-Accurate ISS for a Dynamically Reconfigurable Processor Architecture," in Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05), 2005.
10. A. L. Rosa, L. Lavagno and C. Passerone, "A Software Development Tool chain for a Reconfigurable Processor," in Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems.
11. H. Ishebabi, D. Kammler et al., "Design of Application Specific Processors for the Cached FFT Algorithm," in 31st International Conference on Acoustics, Speech, and Signal Processing, 2006.
12. K. Karuri, R. Leupers, G. Ascheid, H. Meyr and M. Kedia, "Design and Implementation of a Modular and Portable IEEE 754 Compliant Floating-Point Unit," in Design, Automation & Test in Europe (DATE), 2006.
13. K. Karuri, M. A. Al Faruque, S. Kraemer, R. Leupers, G. Ascheid and H. Meyr, "Fine-grained Application Source Code Profiling for ASIP Design," in 42nd Design Automation Conference, 2005.
14. E. M. Panainte, S. Vassiliadis, S. Wong, G. Gaydadjiev, K. Bertels and G. Kuzmanov, "The MOLEN Polymorphic Processor," IEEE Transactions on Computers, vol. 53, no. 11, pp. 1363-1375, 2004.
15. P. Biswas, S. Banerjee, N. Dutt, L. Pozzi and P. Ienne, "ISEGEN: an Iterative Improvement-based ISE Generation Technique for Fast Customization of Processors," IEEE Transactions on VLSI Systems, vol. 14, no. 7, 2006.
16. K. Atasu and L. Pozzi and P. Ienne, "Automatic Application-specific Instruction-set Extensions under Microarchitectural Constraints," in DAC 2003: Proceedings of the 40th conference on Design automation, 2003.
17. R. Leupers, K. Karuri, S. Kraemer and M. Pandey, "A Design Flow for Configurable Embedded Processors based on Optimized Instruction Set Extension Synthesis," in Design, Automation & Test in Europe (DATE), 2006.
18. Synopsys, http://www.synopsys.com.
19. Xilinx, Virtex-II pro http://www.xilinx.com/products/ silicon_solutions/fpgas/.
20. P. Biswas, V. Choudhary, K. Atasu, L. Pozzi, P. Ienne and N. Dutt, "Introduction of Local Memory Elements in Instruction Set Extensions," in DAC '04: Proceedings of the 41st annual conference on Design automation, 2004.