Run-time system for an extensible embedded processor with dynamic instruction set

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2008, Pages 752-757

  Bauer, Lars ^a   Shafique, Muhammad ^a   Kreutz, Stephanie ^a   Henkel, Jörg ^a  

^a UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CHLORINE COMPOUNDS; FINANCIAL DATA PROCESSING; INDUSTRIAL ENGINEERING; INTEGRATED CIRCUITS; MOTION ESTIMATION; PRINCIPAL COMPONENT ANALYSIS; TESTING;

ADAPTIVITY; EMBEDDED PROCESSING; EMBEDDED PROCESSORS; H.264 VIDEO ENCODER; HARDWARE PROTOTYPE; INSTRUCTION SCHEDULERS; INSTRUCTION SETS; NOVEL CONCEPT; PRINCIPAL COMPONENTS; RECONFIGURABLE PROCESSORS; RUN-TIME; SIMULATION TOOLS;

EMBEDDED SYSTEMS;

EID: 49749147472     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2008.4484769     Document Type: Conference Paper

References (25)

1. ARCtangent processor. ARC International. (www.arc.com)
2. ASIP Meister. (http://asip-solutions.com)
3. CoWare Inc, LISATek. (www.coware.com)
4. Target Compiler (http://www.retarget.com)
5. Stretch processor (www.stretchinc.com)
6. Xilinx Corp. "XAPP 290: Two Flows for Partial Reconfiguration: Module Based or difference Based" www.xilinx.com
7. Xtensa processor, Tensilica Inc.: www.tensilica.com
8. ITU-T and ISO/IEC JVT "Advanced video coding for generic audiovisual services", ITU-T Rec. H.264 and ISO/IEC 14496-10:2005 (E) (MPEG-4 AVC), March 2005
9. J. Henkel "Closing the SoC Design Gap", IEEE Computer Volume 36, Issue 9, September 2003, pp. 119-121
10. A. Chattopadhyay et al. "Design Space Exploration of Partially Re-configurable Embedded Processors", DATE'07, pp. 319-324
11. H. P. Huynh, E. Sim, T. Mitra "An Efficient Framework for Dynamic Reconfiguration of Instruction-Set Customization", CASES 2007, pp. 135-144
12. N. Clark H. Zhong S. Mahlke "Processor Acceleration Through Automated Instruction Set Customization", MICRO-36 2003, pp. 129-140
13. N. Cheung, J. Henkel, S. Parameswaran "Rapid Configuration & Instruction Selection for an ASIP: A Case Study", DATE 2003, pp. 802-807
14. K. Atasu, L. Pozzi, P. Ienne "Automatic Application-Specific Instruction-Set Extensions Under Microarchitectural Constraints", DAC 2003, pp. 256-261
15. F. Sun, A. Raghunathan, S. Ravi, N. K. Jha "A scalable application specific processor synthesis methodology", ICCAD 2003, pp. 283-290
16. K. Compton, S. Hauck "Reconfigurable computing: a survey of systems and software", ACM Computing Surveys 2002, pp. 171-210
17. M. Ullmann et al. "On-Demand FPGA Run-Time System for Dynamical Reconfiguration with Adaptive Priorities" FPL 2004, pp. 454-463
18. F. Bouwens, M. Berekovic, A. Kanstein, G. Gaydadjiev "Architectural Exploration of the ADRES Coarse-Grained Re-configurable Array", ARC 2007, pp. 1-13
19. S. Vassiliadis et al. "The MOLEN polymorphic processor", IEEE Transaction on Computers, Issue 11, 2004, pp. 1363-1375
20. F. Barat, R. Lauwereins "Reconfigurable Instruction Set Processors: A Survey", in Rapid System Prototyping 2000, pp. 168-173
21. J. E. Carrillo, P. Chow "The Effect of Reconfigurable Units in Superscalar Processors", FPGA 2001, pp. 141-150
22. R. Lysecky, G. Stitt, F. Vahid "Warp Processors", ACM Trans. on Design Autom. of Electronic Systems Vol. 11, 2006, pp. 659-681
23. L. Bauer, M. Shafique, S. Kramer, J. Henkel "RISPP: Rotating Instruction Set Processing Platform", DAC'07, pp.791-796
24. L. Bauer, M. Shafique, D. Teufel, J. Henkel "A Self-Adaptive Extensible Embedded Processor", SASO'07, pp. 344-377
25. M. Shafique, L. Bauer, J. Henkel "An Optimized Application Architecture of the H.264 Video Encoder for Application Specific Platforms", ESTIMedia 2007, pp. 119-142