Morpheus: Heterogeneous reconfigurable computing

Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2007, Pages 409-414

  Thoma, Florian ^a   Kühnle, Matthias ^b   Bonnot, Philippe ^b   Panainte, Elena Moscu ^b   Bertels, Koen ^b   Goller, Sebastian ^b   Schneider, Axel ^b   Guyetant, Stéphane ^b   Schüler, Eberhard ^b   Müller Glaser, Klaus D ^b   Becker, Jürgen ^b  

^a UNIVERSITY OF KARLSRUHE   (Germany)

^b NONE

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATIONS; COMMUNICATION SYSTEMS; DYNAMIC MODELS; ELECTRIC NETWORK TOPOLOGY; EMBEDDED SYSTEMS; INTEGRATED CIRCUITS;

ADAPTIVITY; CO DESIGNS; DYNAMIC RECONFIGURATIONS; EUROPEANS; HETEROGENEOUS PLATFORMS; INDUSTRIAL ENVIRONMENTS; INTEGRATED TOOLSET; RE-CONFIGURATIONS; RECONFIGURABLE; RECONFIGURABLE ARCHITECTURES; RECONFIGURABLE COMPUTING; RECONFIGURABLE HARDWARES; RESEARCH DIRECTIONS; RUN-TIME RECONFIGURATIONS; SEQUENTIAL DESIGNS; SOFTWARE PARTS; TARGET APPLICATIONS;

NETWORK ARCHITECTURE;

EID: 48149100243     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2007.4380681     Document Type: Conference Paper

References (13)

1. http://www.morpheus ist.org.
2. J. Becker and R. Hartenstein, "Configware and morphware going mainstream," Journal of Systems Architecture, vol. 49, no. 4-6, pp. 127-142, 2003.
3. M. Coppola, R. Locatelli, G. Maruccia, L. Pieralisi, and A. Scandurra, "Spidergon: a novel on-chip communication network," System-on-Chip, 2004. Proceedings. 2004 International Symposium on, p. 15, 2004.
4. S. Heithecker, A. do Carmo Lucas, and R. Ernst, "A mixed QoS SDRAM controller for FPGA-based high-end image processing," Signal Processing Systems, 2003. SIPS 2003. IEEE Workshop on, pp. 322-327, 2003.
5. S. Vassiliadis, S. Wong, G. Gaydadjiev, K. Bertels, G. Kuzmanov, and E. Panainte, "The MOLEN polymorphic processor," Computers, IEEE Transactions on, vol. 53, no. 11, pp. 1363-1375, 2004.
6. W. Haas, S. Gossens, and U. Heinkel, "Semantics of a Formal Specification Language for Advanced Design and Verification of ASICs (ADeVA)," Tagungsband 11. EIS-Workshop, pp. 51-56, 2003.
7. U. Heinkel, T. Dinkel, S. Schock, T. Schlichter, C. Haubelt, and J. Teich, "Comparison of techniques for the automatic verification of adeva specifications," Dresdner Arbeitstagung Schaltungs- und Systementwurf, April 2005.
8. A. Thomas, J. Becker, U. Heinkel, K. Winkelmann, and J. Bormann, "Formal verification of a sonet/sdh framer," GI/ITG/GMM Workshop Methoden und Beschrei-bungssprachen, Kaiserslautern, February 2004.
9. B. Pottier, T. Goubier, and J. Boukhobza, "An integrated platform for heterogeneous reconfigurable computing (invited paper)," in Proc. ERSA'07, June 2007.
10. A. Demeure and Y. Del Gallo, "An array approach for signal processing design," Sophia-Antipolis conference on Micro-Electronics (SAME), France, October, 1998.
11. E. Lenormand and G. Edelin, "An industrial perspective: Pragmatic high end signal processing design environment at thales," Proceedings of the 3rd International Samos Workshop on Synthesis, Architectures, modelling, and Simulation, 2003.
12. http://www.criticalblue.com.
13. L. Lagadec, B. Pottier, and O. Villellas-Guillen, An LUT-Based high level synthesis framework for reconfigurable architectures. Dekker, Nov. 2003, pp. 19-39.