A 150Mbit/s 3GPP LTE turbo code decoder

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2010, Pages 1420-1425

  May, Matthias ^a   Ilnseher, Thomas ^a   Wehn, Norbert ^a   Raab, Wolfgang ^b  

^a Rheinland Pfälzische Technische Universität Kaiserslautern Landau   (Germany)

^b INFINEON TECHNOLOGIES AG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CHANNEL CODING; DECODING; MOBILE TELECOMMUNICATION SYSTEMS; TURBO CODES;

3GPP LONG TERM EVOLUTIONS; BASEBAND PROCESSORS; DECODER ARCHITECTURE; DECODER DESIGNS; MULTI STANDARD; PUNCTURED TURBO CODES; TURBO CODE DECODERS; WIRELESS COMMUNICATION STANDARDS;

LONG TERM EVOLUTION (LTE);

EID: 77953095634     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2010.5457035     Document Type: Conference Paper

References (26)

1. C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon Limit Error-Correcting Coding and Decoding: Turbo-Codes," in Proc. 1993 International Conference on Communications (ICC '93), Geneva, Switzerland, May 1993, pp. 1064-1070.
2. Third Generation Partnership Project, "3GPP home page," www.3gpp.org.
3. J. Berkmann, C. Carbonelli, F. Dietrich, C. Drewes, and W. Xu, "On 3G LTE Terminal Implementation - Standard, Algorithms, Complexities and Challenges," in Proc. International Wireless Communications and Mobile Computing Conference IWCMC '08, 6-8 Aug. 2008, pp. 970-975.
4. J. Vogt and A. Finger, "Improving the Max-Log-MAP Turbo Decoder," IEEE Electronic Letters, vol. 36, 2000.
5. J. Dielissen and J. Huiskens, "State Vector Reduction for Initialization of Sliding Windows MAP," in Proc. 2nd International Symposium on Turbo Codes & Related Topics, Brest, France, Sep. 2000, pp. 387-390.
6. M. Bickerstaff, L. Davis, C. Thomas, D. Garrett, and C. Nicol, "A 24Mb/s Radix-4 LogMAP Turbo Decoder for 3GPP-HSDPA Mobile Wireless," in Proc. 2003 IEEE International Solid - State Circuits Conference (ISSCC '03), San Francisco, CA, USA, Feb. 2003, pp. 150-151,484.
7. C. Benkeser, A. Burg, T. Cupaiuolo, and Q. Huang, "Design and Optimization of an HSDPA Turbo Decoder ASIC," IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 44, no. 1, pp. 98-106, Jan. 2009.
8. M. J. Thul, F. Gilbert, T. Vogt, G. Kreiselmaier, and N. Wehn, "A Scalable System Architecture for High-Throughput Turbo-Decoders," Journal of VLSI Signal Processing Systems (Special Issue on Signal Processing for Broadband Communications), vol. 39, no. 1/2, pp. 63-77, 2005, springer Science and Business Media, Netherlands.
9. M. May, C. Neeb, and N. Wehn, "Evaluation of High Throughput Turbo-Decoder Architectures," in Proc. IEEE International Symposium on Circuits and Systems (ISCAS 2007), New Orleans, USA, May 2007.
10. S.-J. Lee, M. Goel, Y. Zhu, J.-F. Ren, and Y. Sun, "Forward error correction decoding for WiMAX and 3GPP LTE modems," in Proc. 42nd Asilomar Conference on Signals, Systems and Computers, 26-29 Oct. 2008, pp. 1143-1147.
11. G. Prescher, T. Gemmeke, and T. Noll, "A Parameterizable Low-Power High-Throughput Turbo-Decoder," in Proc. 2005 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP 2005), Philadelphia, Pennsylvania, USA, Mar. 2005, pp. V-25-28.
12. Y. Sun, Y. Zhu, M. Goel, and J. R. Cavallaro, "Configurable and scalable high throughput turbo decoder architecture for multiple 4G wireless standards," in Proc. International Conference on Application-Specific Systems, Architectures and Processors ASAP 2008, Jul. 2-4, 2008, pp. 209-214.
13. F. Naessens, B. Bougard, S. Bressinck, L. Hollevoet, P. Raghavan, L. Van der Perre, and F. Catthoor, "A unified instruction set programmable architecture for multi-standard advanced forward error correction," in Proc. IEEE Workshop on Signal Processing Systems SiPS 2008, 8-10 Oct. 2008, pp. 31-36.
14. O. Muller, A. Baghdadi, and M. Jezequel, "From Parallelism Levels to a Multi-ASIP Architecture for Turbo Decoding," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 17, no. 1, pp. 92-102, Jan. 2009.
15. J.-H. Kim and I.-C. Park, "A unified parallel radix-4 turbo decoder for mobile WiMAX and 3GPP-LTE," in Proc. IEEE Custom Integrated Circuits Conference CICC '09, Sep. 13-16 2009, pp. 487-490.
16. Y. Zhang and K. K. Parhi, "High-Throughput Radix-4 logMAP Turbo Decoder Architecture," in Proc. Fortieth Asilomar Conference on Signals, Systems and Computers ACSSC '06, Oct. 2006, pp. 1711-1715.
17. D. Gnaedig, E. Boutillon, J. Tousch, and M. Jzquel, "Towards an optimal parallel decoding of turbo codes," in Proc. 4nd International Symposium on Turbo Codes & Related Topics, Apr. 2006.
18. A. Worm, H. Lamm, and N. Wehn, "A High-Speed MAP Architecture with Optimized Memory Size and Power Consumption," in Proc. 2000 Workshop on Signal Processing Systems (SiPS '00), Lafayette, Louisiana, USA, Oct. 2000, pp. 265-274.
19. M. M. Mansour and N. R. Shanbhag, "VLSI architectures for SISO-APP decoders," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 11, no. 4, pp. 627-650, Aug. 2003.
20. A. Tarable, S. Benedetto, and G. Montorsi, "Mapping interleaving laws to parallel turbo and LDPC decoder architectures," IEEE TRANSACTIONS ON INFORMATION THEORY, vol. 50, no. 9, pp. 2002-2009, Sept. 2004.
21. T. Richter and G. Fettweis, "Parallel Interleaving on Parallel DSP Architectures," Proc. 2002 Workshop on Signal Processing Systems (SiPS '02), pp. 195-200, Oct. 2002.
22. M. J. Thul, F. Gilbert, and N. Wehn, "Concurrent Interleaving Architectures for High-Throughput Channel Coding," in Proc. 2003 Conference on Acoustics, Speech, and Signal Processing (ICASSP '03), Hong Kong, P.R.China, Apr. 2003, pp. 613-616.
23. M. J. Thul, , C. Neeb, , and N. Wehn, "Network-on-Chip-Centric Approach to Interleaving in High Throughput Channel Decoders," in Proc. 2005 IEEE International Symposium on Circuits and Systems (ISCAS '05), Kobe, Japan, May 2005, pp. 1766-1769.
24. O. Y. Takeshita, "On maximum contention-free interleavers and permutation polynomials over integer rings," IEEE TRANSACTIONS ON INFORMATION THEORY, vol. 52, no. 3, pp. 1249-1253, March 2006.
25. R. Asghar and D. Liu, "Dual standard re-configurable hardware interleaver for turbo decoding," in Proc. 3rd International Symposium on Wireless Pervasive Computing ISWPC 2008, 7-9 May 2008, pp. 768-772.
26. P. Salmela, H. Sorokin, and J. Takala, "Low-complexity polynomials modulo integer with linearly incremented variable," in Proc. IEEE Workshop on Signal Processing Systems SiPS 2008, 8-10 Oct. 2008, pp. 251-256.