Configurable and scalable high throughput turbo decoder architecture for multiple 4G wireless standards

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2008, Pages 209-214

  Sun, Yang ^a   Zhu, Yuming ^b   Goel, Manish ^b   Cavallaro, Joseph R ^a  

^a Rice University   (United States)

^b TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (STANDARDS); CODES (SYMBOLS); COMPUTER NETWORKS; DATA STORAGE EQUIPMENT; MAPS; SIGNAL ENCODING; THROUGHPUT; TURBO CODES;

4G WIRELESS; APPLICATION-SPECIFIC SYSTEMS; TURBO DECODERS;

DECODING;

EID: 51649122237     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2008.4580180     Document Type: Conference Paper

References (18)

1. C. Berrou, A. Glavieux, and P. Thitimajshima. Near Shannon limit error-correcting coding and decoding: Turbo-Codes. In IEEE Int. Conf. Commun., pages 1064-1070, May 1993.
2. Y. Lin et al. Design and implementation of turbo decoders for software defined radio. In IEEE Workshop on Signal Processing Design and Implementation (SIPS), pages 22-27, Oct. 2006.
3. M.C. Shin and I.C. Park. SIMD processor-based turbo decoder supporting multiple third-generation wireless standards. IEEE Trans. on VLSI, vol.15:pp.801-810, Jun. 2007.
4. O. Muller, A. Baghdadi, and M. Jezequel. ASIP-Based multiprocessor SoC design for simple and double binary turbo decoding. In DATE'06, volume 1, pages 1-6, Mar. 2006.
5. P. Robertson, E. Villebrun, and P. Hoeher. A comparison of optimal and sub-optimal MAP decoding algorithm operating in the log domain. In IEEE Int. Conf. Commun., pages 1009-1013, 1995.
6. M. Bickerstaff et al. A 24Mb/s radix-4 logMAP turbo decoder for 3GPP-HSDPA mobile wireless. In IEEE Int. Solid-State Circuit Conf. (ISSCC), Feb. 2003.
7. Y. Zhang and K.K. Parhi. High-throughput radix-4 logMAP turbo decoder architecture. In Asilomar conf. on Signals, Syst. and Computers, pages 1711-1715, Oct. 2006.
8. C. Zhan et al. An efficient decoder scheme for double binary circular turbo codes. In IEEE Int. Conf. Acoustics, Speech, and Signal Processing (ICASSP), pages 229-232, 2006.
9. G. Masera, G. Piccinini, M. Roch, and M. Zamboni. VLSI architecture for turbo codes. In IEEE Trans. VLSI Syst., volume 7, pages 369-3797, 1999.
10. P. Salmela, R. Gu, S.S. Bhattacharyya, and J. Takala. Efficient parallel memory organization for turbo decoders. In Proc. European Signal Processing Conf., pages 831-835, Sep. 2007.
11. J. Sun and O.Y. Takeshita. Interleavers for turbo codes using permutation polynomials over integer rings. IEEE Trans. Inform. Theory, vol.51, Jan. 2005.
12. C. Berrou et al. Designing good permutations for turbo codes: towards a single model. In IEEE Conf. Commun., volume 1, pages 341-345, June 2004.
13. Z. Wang and Q. Li. Very low-complexity hardware interleaver for turbo decoding. IEEE Trans. Circuit and Syst., vol.54:pp. 636-640, Jul. 2007.
14. M. J. Thul et al. A scalable system architecture for high-throughput turbo-decoders. The Journal of VLSI Signal Processing, pages 63-77, 2005.
15. B. Bougard et al. A scalable 8.7-nJ/bit 75.6-Mb/s parallel concatenated convolutional (turbo-) codec. In IEEE Int. Solid-State Circuit Conf. (ISSCC), Feb. 2003.
16. G. Prescher, T. Gemmeke, and T.G. Noll. A parametrizable low-power high-throughput turbo-decoder. In IEEE Int. Conf. Acoustics, Speech, and Signal Processing (ICASSP), volume 5, pages 25-28, Mar. 2005.
17. S-J. Lee, N.R. Shanbhag, and A.C. Singer. Area-efficient high-throughput MAP decoder architectures. IEEE Trans. VLSI Syst., vol.13:pp. 921-933, Aug. 2005.
18. P. Ituero and M. Lopez-Vallejo. New schemes in clustered vliw processors applied to turbo decoding. In Proc. Int. Conf. on Application-specific Syst., Architectures and Processors (ASAP), pages 291-296, Sep. 2006.