Evaluation of high throughput Turbo-Decoder architectures

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 2770-2773

  May, Matthias ^a   Neeb, Christian ^a   Wehn, Norbert ^a  

^a University of Koblenz Landau   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; DECODING; ERROR CORRECTION; THROUGHPUT;

IMPLEMENTATION COMPLEXITY; LOG-MAP DECODERS; THROUGHPUT APPLICATIONS;

TURBO CODES;

EID: 34548853442     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iscas.2007.378627     Document Type: Conference Paper

References (13)

1. C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon Limit Error-Correcting Coding and Decoding: Turbo-Codes," in Proc. 1993 International Conference on Communications (ICC '93), Geneva, Switzerland, May 1993, pp. 1064-1070.
2. Third Generation Partnership Project, "3GPP home page," www.3gpp.org.
3. M. J. Thul, N. Wehn, and L. P. Rao, "Enabling High-Speed Turbo-Decoding Through Concurrent Interleaving," in Proc. 2002 IEEE International Symposium on Circuits and Systems (ISCAS '02), Phoenix, Arizona, USA, May 2002, pp. 897-900.
4. M. J. Thul, F. Gilbert, T. Vogt, G. Kreiselmaier, and N. Wehn, "A Scalable System Architecture for High-Throughput Turbo-Decoders," Journal of VLSI Signal Processing Systems (Special Issue on Signal Processing for Broadband Communications), vol. 39, no. 1/2, 2005, kluwer Academic Publishers, Boston.
5. A. Worm, H. Lamm, and N. Wehn, "A High-Speed MAP Architecture with Optimized Memory Size and Power Consumption," in Proc. 2000 Workshop on Signal Processing Systems (SiPS '00), Lafayette, Louisiana, USA, Oct. 2000, pp. 265-274.
6. J. Vogt, K. Koora, A. Finger, and G. Fettweis, "Comparison of Different Turbo Decoder Realizations for IMT-2000," in Proc. 1999 Global Telecommunications Conference (Globecom '99), vol. 5, Rio de Janeiro, Brazil, Dec. 1999, pp. 2704-2708.
7. B. Bougard, A. Giulietti, L. V. der Perre, and F. Catthoor, "A Low-Power High Speed Parallel Concatenated Turbo-Decoding Architecture," in Proc. 3rd International Symposium on Turbo Codes & Related Topics, Brest, France, Sept. 2003, pp. 511-514.
8. G. Prescher, T. Gemmeke, and T. Noll, "A Parameterizable Low-Power High-Throughput Turbo-Decoder," in Proc. 2005 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP 2005), Philadelphia, Pennsylvania, USA, Mar. 2005, pp. V-25-28.
9. D. Gnaedig, E. Boutillon, J. Tousch, and M. Jzquel, "Towards an optimal parallel decoding of turbo codes," in Proc. 4nd International Symposium on Turbo Codes & Related Topics, Apr. 2006.
10. Y. Zhang and K. K. Parhi, "Parallel Turbo Decoding," in Proc. 2004 International Symposium on Circuits and Systems (ISCAS '04), Vancouver, Canada, may 2004, pp. II-509-II-512.
11. M. M. Mansour and N. R. Shanbhag, "VLSI architectures for SISO-APP decoders," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 11, no. 4, pp. 627-650, Aug. 2003.
12. S. Crozier and P. Guinand, "High-Performance Low-Memory Interleaver Banks for Turbo-Codes," in Proc. 2001-Fall Vehicular Technology Conference (VTC Fall 2001), Atlantic City, NJ, USA, Oct. 2001.
13. M. J. Thul, C. Neeb, and N. Wehn, "Network-on-Chip-Centric Approach to Interleaving in High Throughput Channel Decoders," in Proc. 2005 IEEE International Symposium on Circuits and Systems (ISCAS '05), Kobe, Japan, May 2005.