Towards an optimal parallel decoding of turbo codes

Turbo Codes and Related Topics; 6th International ITG-Conference on Source and Channel Coding (TURBOCODING), 2006 4th International Symposium on

Volumn , Issue , 2006, Pages

  Gnaedig, David ^a   Boutillon, Emmanuel ^b   Tousch, Jacky ^a   Jézéquel, Michel ^c  

^a TurboConcept   (France)

^b UBS   (France)

^c ECOLE DES MINES DE NANTES   (France)

Author keywords

[No Author keywords available]

Indexed keywords

CHANNEL CODING; CODES (SYMBOLS); DECODING; ITERATIVE DECODING; ITERATIVE METHODS; SCHEDULING;

CONVENTIONAL APPROACH; DECODING SCHEDULING; HIGH THROUGHPUT; INTERLEAVER DESIGN; MEMORY CONFLICT; PARALLEL DECODING; PARTIAL PROCESSING; PROCESSING UNITS;

TURBO CODES;

EID: 84994745356     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. S. Benedetto et aI., "A soft-input soft-output maximum a posteriori (MAP) module to decode parallel and serial concatenated codes," JPL TDA Progress Report, Vol. 42-127, Nov. 1996.
2. M.J. Thul, F. Gilbert, N. When, "Concurrent Interleaving architectures for high-throughput channel coding", ICASSP'03, Hong Kong, vol 2, pp 613-616, Apr. 2003.
3. A. Tarable, S. Benedetto, G. Montorsi, "Mapping interleaving Laws to Parallel Turbo and LDPC decoder Architectures", IEEE Transactions on Information Theory, Vol. 50, No. 9, Sept. 2004.
4. D. Gnaedig et aI., "On Multiple Slice Turbo Codes", Proc. 3rd Int. Symp.on Turbo Codes and Related Topics, Brest, pp.153-157, Sept. 2003.
5. A. Dingninou, F. Raouafi et C. Berrou, "Organisation de la memoire dans un turbo decodeur utilisant l'algorithme SUB-MAP", GRETSI '99, Vannes, pp. 71-74, Sept. 1999.
6. E. Boutillon, W. J. Gross and P. G. Gulak, "V LSI Architectures for the MAP Algorithm," IEEE Transactions on Communications, Vol. 51, No. 2, pp. 175-185, February 2003.
7. C. Schurgers, F. Cathoor and M. Engels, "Memory Optimization of MAP Turbo Decoder Algorithms", IEEE Trans.on V LSI, vol.9, no. 2, Apr. 2001.
8. Y. Wang et al., "Reduced latency turbo decoding", Proc. 6th Workshop on Signal Proc. Advances in Wireless Com., pp. 930-934, June 2005.
9. C. Berrou et al., "Designing good permutations for turbo codes: towards a single model, " in Proc. ICC'04, Vol. 1, pp.341-345, June 2004.
10. -A. Nimbalker et al., "Inter-Window Shuffle Interleavers for High Throughput Decoding," in Proc. 3rd Int. Symp.on Turbo Codes and Related Topics, Brest, pp.355-358, Sept. 2003.
11. D. Gnaedig, "High Speed Decoding of Convolutional Turbo Codes", PhD dissertation, June 2005.