A parametrizable low-power high-throughput turbo-decoder

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

Volumn V, Issue , 2005, Pages

  Prescher, Gordian ^a   Gemmeke, Tobias ^a   Noll, Tobias G ^a  

^a RWTH AACHEN UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; COMPUTER SIMULATION; DECODING; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS; THROUGHPUT;

BUILDING BLOCKS; DESIGN SPACE EXPLORATION; INTERLEAVERS; PARALLEL INTERLEAVING;

TURBO CODES;

EID: 33646813323     PISSN: 15206149     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICASSP.2005.1416231     Document Type: Conference Paper

References (12)

1. C. Berrou, A. Glavieux and P. Thitimajshima, "Near Shannon Limit Error-Correcting Coding and Decoding: Turbo-Codes," IEEE Int. Conf. on Communications, vol. 2, pp. 1064-1070, 1993.
2. K.-H. Tzou and J. G. Dunham, "Sliding Block Decoding of Convolutional Codes," IEEE Trans. Commun., Vol. 29, No. 9, pp. 1401-1403, Sep. 1981.
3. A. Giulietti et al, "A 80 Mb/s low-power scalable turbo codec core," Proc. CICC, pp. 389-392, 2002.
4. M. J. Thul et al, "A scalable system architecture for high-throughput turbo-decoders," Kluwer Journal VLSI, Feb. 2003.
5. G. Masera, M. Mazza, G. Piccinini, F. Viglione and M. Zamboni, "Architectural strategies for low-power VLSI turbo decoders," IEEE Trans. on VLSI Systems, vol. 10, no. 3, pp. 279-285, June 2002.
6. F. T. Leighton. "Introduction to parallel algorithms and architectures: arrays, trees and hypercubes," San Mateo, CA, USA, Morgan Kaufmann Publishers, 1992.
7. T. Gemmeke, M. Gansen and T. G. Noll, "Implementation of scalable power and area efficient high-throughput Viterbi decoders," IEEE J. of Solid-State Circuits, vol. 37, no. 7, pp. 941-948, July 2002.
8. J. Kwak and K. Lee, "Design of dividable interleaver for parallel decoding in turbo codes," Electr. Letters, vol. 38, no. 22, pp 1362-1364, October 2002.
9. P. Robertson, P. Hoeher and E. Villebrun, "Optimal and sub-optimal maximum a posteriori algorithms for turbo decoding," Europ. Trans. on Telecomm., vol. 8, no. 2, pp. 119-125, 1997.
10. B. Classon, K. Blankenship and V. Desai, "Turbo decoding with the constant-log-MAP algorithm," Proc. 2nd Int. Symp. on Turbo Codes & Related Topics, pp. 467-470, Sept. 2000.
11. T. Gemmeke, M. Gansen, H. Stockmanns and T.G. Noll, "Design otimization of low-power high-performance DSP building blocks," IEEE J. of Sol. State. Circ., vol. 39, no. 7, pp.1131-1139, July 2004.
12. J. Kwak, S. M. Park, S. S. Yoon and K. Lee, "Implementation of a parallel turbo decoder with dividable interleaver," Proc. Int. Symp. on Circuits and Systems, vol. 2, pp. 65-68, May 2003.