Hardware trojan: Threats and emerging solutions

Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT

Volumn , Issue , 2009, Pages 166-171

  Chakraborty, Rajat Subhra ^a   Narasimhan, Seetharam ^a   Bhunia, Swarup ^a  

^a Case Western Reserve University   (United States)

Author keywords

Design for security; Hardware trojan

Indexed keywords

CONVENTIONAL DESIGN; DETECTION TECHNIQUE; FUNCTIONAL BEHAVIORS; MANUFACTURING TESTING; OPERATING MODES; RESEARCH NEEDS; SAFETY CRITICAL APPLICATIONS; SECURITY HARDWARE; TROJANS;

DESIGN; NETWORK SECURITY; TAXONOMIES;

HARDWARE;

EID: 76649097322     PISSN: 15526674     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HLDVT.2009.5340158     Document Type: Conference Paper

References (38)

1. Semiconductor Industry Association (SIA), "Global billings report history (3-month moving average) 1976-Mareh 2009", 2008. [Online]. Available: http://www.sla-online.org/galleries/Statlstics/GSR1976-March09.xls.
2. Defense Science Board, "Task force on high performance microchip supply", 2005. [Online]. Available: http://www.acq.osd.mil/dsb/reports/ 200502HPMSReportFinal.pdf.
3. DARPA, "TRUST in Integrated Circuits (TIC) - Proposer Information Pamphlet", 2007. [Online]. Available: http://www.darpa.mil/MTO/ solicitations/baa07-24/index.html.
4. Australian Government DoD-DSTO, "Towards Countering the Rise of the Silicon Trojan", 2008. [Online]. Available: http://dspace.dsto.defence. gov.au/dspace/bitstream/1947/9736/l/DSTO-TR-2220\%20PR.pdf.
5. S. Adee, "The Hunt for the Kill Switch", IEEE Spectrum, May 2008.
6. M. Abramovici and P. Bradley, "Integrated Circuit Security - New Threats and Solutions", CSIIR Workshop, 2009.
7. F. Wolff et al., "Towards Trojan-Free Trusted ICs: Problem Analysis and Detection Scheme", DATE, 2008.
8. X. Wang, M. Tehranipoor and J. Plusquellic, "Detecting Malicious Inclusions in Secure Hardware: Challenges and Solutions", HOST, 2008.
9. Z. Chen et al., "Hardware Trojan Designs on BASYS FPGA Board (Virginia Tech)", CSAW Embedded System Challenge, 2008. [Online]. Available: http://isis.poly.edu/~vikram/vt.pdf.
10. A. Baumgarten et al., "Embedded Systems Challenge (Iowa State University)", CSAW Embedded System Challenge, 2008. [Online]. Available: http://isis.poly.edu/~vikram/iowa-state.pdf.
11. Y. Jin and N. Kupp, "CSAW 2008 Team Report (Yale University)", CSAW Embedded System Challenge, 2008. [Online], Available: http://isis. poly.edu/~vikram/yale.pdf.
12. R.S. Chakraborty and S. Bhunia, "Security against Hardware Trojan through a Novel Application of Design Obfuscation", ICCAD, 2009.
13. R.S. Chakraborty, S. Paul and S. Bhunia, "On-Demand Transparency for Improving Hardware Trojan Detectability", HOST, 2008.
14. T. Huffmire et al., "Trustworthy System Security through 3-D Integrated Hardware", HOST, 2008.
15. M. Banga and M.S. Hsiao, "VITAMIN: Voltage Inversion Technique to Ascertain Malicious Insertions in ICs", HOST, 2009.
16. J. Li and J. Lach, "At-Speed Delay Characterization for IC Authentication and Trojan Horse Detection", HOST, 2008.
17. L.W. Kim, J.D. Villasenor and C.K. Koc, "A Trojan-resistant Systemon-chip Bus Architecture", Intl. Conf. on Military Communication, 2009.
18. D. Mclntyre et al., "Dynamic Evaluation of Hardware Trust", HOST, 2009.
19. G. Bloom, B. Narahari and R. Slmha, "OS Support for Detecting Trojan Circuit Attacks", HOST, 2009.
20. R.S. Chakraborty et al., "MERO: A Statistical Approach for Hardware Trojan Detection", CHES Workshop, 2009.
21. I. Pomeranz and S.M. Reddy, "A Measure of Quality for n-Detection Test Sets", IEEE. Trans. on Computers, Nov. 2004.
22. D. Agrawal et al., "Trojan detection using IC fingerprinting", IEEE Symp. on Security and Privacy, 2007.
23. R.M. Rad, J. Plusquellic and M. Tehranipoor, "Sensitivity Analysis to Hardware Trojans using Power Supply Transient Signals", HOST, 2008.
24. Y. Jin and Y. Makris, "Hardware Trojan Detection Using Path Delay Fingerprint", HOST, 2008.
25. D. Rai and J. Lach, "Performance of Delay-Based Trojan Detection Techniques under Parameter Variations", HOST, 2009.
26. M. Potkonjak et al., "Hardware Trojan Horse Detection Using GateLevel Characterization", DAC, 2009.
27. M. Banga and M.S. Hsiao, "A Region Based Approach for the Identification of Hardware Trojans", HOST, 2008.
28. M. Banga and M.S. Hsiao, "A Novel Sustained Vector Technique for the Detection of Hardware Trojans", VLSI Design, 2009.
29. H. Salmani, M. Tehranipoor and J. Plusquellic, "New Design Strategy for Improving Hardware Trojan Detection and Reducing Trojan Activation Time", HOST, 2009.
30. Y. Alkabani and F. Koushanfar, "Designer's Hardware Trojan Horse", HOST, 2008.
31. S. King et al., "Designing and Implementing Malicious Hardware", LEET, 2008.
32. L. Lin et al., "Trojan Side-Channels: Lightweight Hardware Trojans through Side-Channel Engineering", CHES Workshop, 2009.
33. F. Kiamilev and R. Hoover, "Demonstration of Hardware Trojans", DEFCON 16, 2008.
34. S. Jha and S.K. Jha, "Randomization Based Probabilistic Approach to Detect Trojan Circuits", 11th IEEE High Assurance Systems Engineering Symposium, 2008.
35. G. Bloom et al., "Providing Secure Execution Environments with a Last Line of Defense against Trojan Circuit Attacks", Computers and Security, 2009.
36. Chipworks, Inc., "Semiconductor Manufacturing - Reverse Engineering of Semiconductor components, parts and process". [Online]. Available: http://www.chipworks.com
37. J.A. Kash, J.C. Tsang and D.R. Knebel, "Method and Apparatus for Reverse Engineering Integrated Circuits by Monitoring Optical Emission", United States Patent Number 6,496,022 B1, 2002.
38. S. Smith and J. Di, "Detecting Malicious Logic Through Structural Checking", IEEE Region 5 Technical Conference, April 2007.