Providing secure execution environments with a last line of defense against Trojan circuit attacks

Computers and Security

Volumn 28, Issue 7, 2009, Pages 660-669

  Bloom, Gedare ^a   Narahari, Bhagirath ^a   Simha, Rahul ^a   Zambreno, Joseph ^b  

^a George Washington University   (United States)

^b Iowa State University of Science and Technology   (United States)

Author keywords

Dual encryption; HW SW co design; IC trust; Information assurance; Trojan circuit

Indexed keywords

DUAL-ENCRYPTION; HW/SW CO-DESIGN; IC TRUST; INFORMATION ASSURANCE; TROJAN CIRCUIT;

FOUNDRY PRACTICE; HARDWARE; INTEGRATED CIRCUITS; NETWORK SECURITY;

CRYPTOGRAPHY;

EID: 70349464732     PISSN: 01674048     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.cose.2009.03.002     Document Type: Article

References (33)

1. Adee S. The hunt for the kill switch. IEEE Spectrum (May 2008)
2. Agrawal D, Baktir S, Karakoyunlu D, Rohatgi P, Sunar B. Trojan detection using IC fingerprinting. In: Proceedings of IEEE Symposium on Security and Privacy; May 2007. p. 296-310.
3. Austin T, Larson E, Ernst D. SimpleScalar: an infrastructure for computer system modelling. IEEE Computer Society; February 2001. p. 59-67.
4. Chakraborty RS, Paul S, Bhunia S. On-demand transparency for improving hardware Trojan detectability. IEEE International Workshop on Hardware-Oriented Security and Trust (HOST); June 2008. p. 48-50.
5. Dandalis A, Prasanna V, Rolim J. An adaptive cryptographic engine for IPSEC architectures. In: Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM); 2000. p. 132-44.
6. Data Intensive Systems Benchmark Suite. Atlantic Aerospace Electronics Corporation, http://www.aaec.com/projectwed/dis/.
7. High Performance Microchip Supply. Defense Science Board; 2005.
8. Di J, Smith S. A hardware threat modeling concept for trustable integrated circuits. IEEE Region 5 Technical Conference; April 2007.
9. Gassend B, Clarke D, van Dijk M, Devadas S. Silicon physical random functions. In: Proceedings of the 9th ACM Conference on Computer and Communications Security, Washington, DC; November 2002.
10. Gelbart O, Ott P, Narahari B, Simha R, Choudhary A, Zambreno J. CODESSEAL: a compiler/FPGA approach to secure applications. In: Proceedings of the IEEE Conference on Intelligence and Security Informatics (ISI); 2005.
11. Gelbart O, Leontie E, Narahari B, Simha R. Architectural support for securing application data in embedded systems, IEEE International Conference on Electro/Information Technology, 2008. EIT 2008; 18-20 May 2008. p. 19-24.
12. Grembowski T, Lien R, Gaj K, Nguyen N, Bellows P, Flidr J, et al. Comparative analysis of the hardware implementations of hash functions SHA-1 and SHA-512. In: Proceedings of the International Conference on Information Security (ISC); 2002. p. 75-89.
13. Guthaus MR, Ringenberg JS, Ernst D, Austin TM, Mudge T, Brown RB. MiBench: a free, commercially representative embedded benchmark suite. In: Proceedings of 4th IEEE Workshop on Workload Characterization; December 2001. p. 10-22.
14. Huffmire T, Brotherton B, Wang G, Sherwood T, Kastner R, Levin T, et al. Moats and drawbridges: an isolation primitive for reconfigurable hardware based systems. In: Proceedings of the 2007 IEEE Symposium on Security and Privacy SP'07; 2007. p. 281-95.
15. Innovation at risk: Intellectual Property Challenges and Opportunities, Semiconductor Equipment and Materials Industry (SEMI); 2008.
16. King ST, Tucek J, Cozzie A, Grier C, Jiang W, Zhou Y. Designing and implementing malicious hardware. In: Proceedings of 1st Usenix Workshop on Large-Scale Exploits and Emergent Threats, San Francisco, California; April 2008.
17. Li J, Lach J. At-speed delay characterization for IC authentication and Trojan Horse detection. IEEE International Workshop on Hardware-Oriented Security and Trust (HOST); June 2008. p. 8-14.
18. Lie D, Thekkath C, Mitchell M, Horowitz M. Architectural support for copy and tamper resistant software. In: Proceedings of the International Symposium on Architectural Support for Programming Languages and Operating Systems (ASPLOS); November 2000.
19. Rad R, Plusquellic J, Tehranipoor M. Sensitivity analysis to hardware Trojans using power supply transient signals. IEEE International Workshop on Hardware-Oriented Security and Trust (HOST); June 2008. p. 3-7.
20. Simha R, Narahari B, Zambreno J, Choudhary A. Secure execution with components from untrusted foundries. In: Proceedings of Advanced Networking and Communications Hardware Workshop (ANCHOR); June 2006.
21. Smith S, Di J. Detecting malicious logic through structural checking. IEEE Region 5 Technical Conference; April 2007.
22. Smith S., and Weingart S. Building a high-performance programmable secure coprocessor. Computer Networks 31 (1999) 831-860
23. Smith S. Secure coprocessing applications and research issues. Los Alamos Unclassified Release LA-UR-96-2805; 1996.
24. Suh GE, Clarke D, Gassend B, van Dijk M, Devadas S. AEGIS: architecture for tamper-evident and tamper-resistant processing. In: Proceedings of the 17th Annual International Conference on Supercomputing, San Francisco, CA, USA; 23-26 June 2003; ICS'03. ACM, New York, NY; 2003. p. 160-71.
25. Trusted Computing Group, http://www.trustedcomputing.org.
26. Tygar J, Yee B. Dyad: a system for using physically secure coprocessors. In: Proceedings of the Harvard-MIT Workshop on Protection of Intellectual Property; April 1993.
27. Lieberman J. Whitepaper on National Security Aspects of the Global Migration of the US Semiconductor Industry, http://lieberman.senate.gov/documents/whitepapers/semiconductor.pdf; June 2003.
28. Wang X, Tehranipoor M, Plusquellic J. Detecting malicious inclusions in secure hardware: challenges and solutions. IEEE International Workshop on Hardware-Oriented Security and Trust (HOST); June 2008. p. 8-14.
29. White S, Comfort L. Abyss: a trusted architecture for software protection. In: Proceedings of the IEEE Symposium on Security and Privacy; 1987. p. 38-51.
30. Witchel E, Cates J, Asanovic K. Mondrian memory protection. In: Proceedings of the International Symposium on Architectural Support for Programming Languages and Operating Systems (ASPLOS); 2002.
31. Wolff F, Papachristou C, Chakraborty RS, Bhunia S. Towards Trojan-free trusted ICs: problem analysis and a low-overhead detection scheme, DATE Europe; 2008.
32. Yee B, Tygar J. Secure coprocessors in electronic commerce applications. In: Proceedings of the USENIX Workshop on Electronic Commerce; July 1995. p. 155-70.
33. Zambreno J., Choudhary A., Narahari B., Memon N., and Simha R. SAFE-OPS: a compiler/architecture approach to embedded software security. ACM Transactions on Embedded Computing Systems 4 1 (February 2005)