Performance of delay-based trojan detection techniques under parameter variations

2009 IEEE International Workshop on Hardware-Oriented Security and Trust, HOST 2009

Volumn , Issue , 2009, Pages 58-65

  Rai, Devendra ^a   Lach, John ^a  

^a UNIVERSITY OF VIRGINIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DELAY VARIATION; DETECTION TECHNIQUE; PARAMETER VARIATION; PATH DELAY; PATH DELAY CHARACTERIZATION; STATISTICAL TECHNIQUES; TROJAN HORSE; TROJANS;

INTEGRATED CIRCUITS; SIGNAL FILTERING AND PREDICTION;

TIME DELAY;

EID: 70449094859     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HST.2009.5224966     Document Type: Conference Paper

References (10)

1. J. Li, J. Lach, "At-speed delay characterization for IC authentication and trojan horse detection, " IEEE International Workshop on Hardware-Oriented Security and Trust, 2008, pp. 8-14.
2. M. Nourani, A. Radhakrishnan, "Testing on-die process variation in nanometer VLSI, " IEEE Design and Test of Computers, 2006, pp. 438-451.
3. M. Nekili, Y. Savaria, G. Bois, "Spatial characterization of process variations via MOS transistor time constants in VLSI and WSI, " IEEE Journal of Solid State Circuits, 1999, pp. 80-84.
4. S. Nassif, "Modeling and analysis of manufacturing variations, " IEEE Conference on Custom Integrated Circuits, 2001, pp. 223-228.
5. K. Nohl, D. Evans, Starbug, H. Plotz, "Reverseengineering a cryptographic RFID tag, " USENIX Security Symposium, 2008, pp. 185-193.
6. S. Lopez-Buedo, J. Garrido, E. Boemo, "Thermal testing on reconfigurable computers, " IEEE/ACM International Conference on Computer-Aided Design, 2000, pp. 84-91.
7. S. Nassif, "Design for variability in DSM technologies, " International Symposium on Quality Electronic Design, 2000, pp. 451-454.
8. International technology roadmap for semiconductors, http://www.itrs.net.
9. VLSI computer architecture research group at Oklahoma State University, http://vcag.ecen.okstate.edu/projects/scells.
10. S. Nassif, "Process variability at the 65nm node and beyond", IEEE Custom Integrated Circuits Conference, 2008.