Detecting malicious logic through structural checking

2007 IEEE Region 5 Technical Conference, TPS

Volumn , Issue , 2007, Pages 217-222

  Smith, Scott C ^a,b   Di, Jia ^a,c  

^a IEEE

^b University of Missouri Rolla   (United States)

^c University of Arkansas   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SECURITY BREACHES; SYSTEM FAILURES; SYSTEM RESOURCES; TECHNICAL CONFERENCES;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER CRIME; LIGHT WEIGHT ROLLING STOCK; PERSONAL COMPUTING; SYSTEMS ENGINEERING;

HEAT SHIELDING;

EID: 48049105514     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/TPSD.2007.4380384     Document Type: Conference Paper

References (40)

1. E. M. Clarke, O. Grumberg, and D. A. Peled, Model Checking, The MIT Press, 1999
2. C. Kern and M. Greenstreet, "Formal Verification in Hardware Design: A Survey," ACM Transactions on Design Automation of E. Systems, Vol. 4, pp. 123-193, April 1999.
3. Wikipedia: http://en.wikipedia.org/wiki/Formal_equivalence_checking (available February 2007).
4. A. Kuehlmann, V. Paruthi, F. Krohm, and M. K. Oanai, "Robust Boolean reasoning for equivalence checking and functional property verification," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21/12, pp. 1377-1394, Dec. 2002.
5. J. R. Jiang and R. K. Brayton, "On the verification of sequential equivalence," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 22/6, Jun. 2003.
6. S. Huang, K. Cheng, K. Chen, C. Huang, and F. Brewer, "AQUILA: An Equivalence Checking System for Large Sequential Designs," IEEE Transactions on Computers, Vol. 49/5, May 2000.
7. C. A. J. van Eijk, "Sequential Equivalence Checking Based on Structural Similarities," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 19/7, Jul. 2000.
8. M. N. Mneimneh and K. A. Sakallah, "Principles of Sequential-Equivalence Verification," IEEE Design & Test of Computers, Vol. 22,/3, May 2005.
9. M. Syal and M. S. Hsiao, "VERISEC: Verifying Equivalence of Sequential Circuits using SAT," 10* IEEE International High-Level Design Validation and Test Workshop, 2005
10. J. Bhadra, N. Krishnamurthy, and M. S. Abadir, "Enhanced Equivalence Checking," IEEE Design & Test of Computers, Vol. 21/6, Nov. 2004.
11. H. Foster, "Applied Boolean Equivalence Verification and RTL Static Sign-off," IEEE Design & Test of Computers, Vol. 18/4, Jul. 2002.
12. th International Workshop on Microprocessor Test and Verification Common Challenges and Solutions (MTV'03), 2003.
13. F. Corella, "Automated Verification of Behavioral Equivalence for Microprocessors," IEEE Transactions on Computers, Vol. 43/1, Jan. 1994.
14. J. Sawada, "Formal Verification of an Advanced Pipeline Machine," Ph.D. Dissertation, University of Texas at Austin, Dec. 1999.
15. W. A. Hunt and J. Sawada, "Verifying lhe FM9801 Microarchitecture, " IEEE Micro, Vol. 19/3, May 1999.
16. J. Rushby, "Model Checking and Other Ways of Automating Formal Methods," Model Checking for Concurrent Programs Software Quality Week, San Francisco, May 1995.
17. M. Musuvathi, "CMC: A Model Checker for Network Protocol Implementations," Ph.D. Dissertation, Stanford University, Feb. 2004.
18. th Symposium on Operating Systems Design and Implementation (OSDI), Dec. 2002.
19. A. Gupta, "Formal Hardware Verification Methods: A Survey," Formal Methods in System Design, Vol. 1, pp. 151-238, 1992.
20. K. L. McMillan, Symbolic Model Checking, Boston: Kluwer Academic Publishers, 1993.
21. R. E. Bryant, "Graph-based algorithms for Boolean function manipulation," IEEE Transactions on Computers, Vol. 35/8, pp. 677-691, 1986.
22. E. Clarke, R. Enders, T. Filkorn, and S. Jha, "Exploiting symmetry in temporal logic model checking," Formal Methods in System Design 9. Vol. 1/2, pp. 41-76, Dec. 1996.
23. E. Emerson, and A. Sistla, "Symmetry and model checking," Formal Methods in System Design 9, Vol. 1/2, pp. 105-130, 1996.
24. E. Emerson, and R. Trefler, "From asymmetry to full symmetry: New techniques for symmetry reduction in model checking," Correct Hardware Design and Verification Methods (CHARME), Lecture Notes in Computer Science, Vol. 1703, Springer-Verlag, New York, pp. 142-156, 1999.
25. C. Ip, and D. Dill, "Better verification through symmetry," 9, Vol. 1/2, pp. 41-76, 1996.
26. K. Jensen, "Condensed state spaces for symmetrical colored petri nets," Formal Methods in System Design 9, Vol. 1/2, pp. 7-40, 1996.
27. P. Godefroid, D. Peled, and M. Staskauskas, "Using partial order methods in the formal verification of industrial concurrent programs," ISSTA '96 International Symposium on Software Testing and Analysis, pp. 261-269, 1996.
28. th International Conference on Computer Aided Verification, Lecture Notes in Computer Science, Vol. 697, Springer-Verlag, New York, pp. 409-423, 1993.
29. P. Cousot, and R. Cousot, "Refining model checking by abstract interpretation," Automated Software Engineering, Vol. 6, pp. 69-95, 1999.
30. D. E. Long, "Model checking, abstraction and compositional verification," Ph.D. dissertation, School of Computer Science, Carnegie Mellon University, Pittsburgh, Pa. CMU-CS-93-178, 1993.
31. E. M. Clarke, O. Grumberg, and D. E. Long, "Model checking and abstraction," ACM Trans. Prog. Lang. Syst. (TOPLAS), pp. 1512-1542, 1994.
32. R. P. Kurshan, "Computer-Aided Verification of Coordinating Processes," Princeton University Press, Princeton, NJ, 1994.
33. W. Lee, A. Pardo, J. Jang, G. Hachtel, and F. Somenzi, "Tearing based abstraction for CTL model checking," International Conference of Computer-Aided Design (ICCAD), 1996.
34. A. Pardo, and G. Hachtel, "Incremental CTL model checking using BDD subselting," Design Automation Conference (DAC), 1998.
35. Z. Manna, M. C. Coin, B. Finkbeiner, H. Sipma, and T. E. Uribe, "Abstraction and modular verification of infinite-state reactive systems," Requirements Targeting Software and Systems Engineering (RTSE), 1998.
36. D. Dill, "What's Between Simulation and Formal Verification?," slides from a presentation by Prof. Dill, Stanford University at DAC'98.
37. Wikipedia: http://en.wikbedia.org/wiki/Theorem_proving (available February 2007).
38. W. A. Hunt, "FM8501: A verified microprocessor," Ph.D. Dissertation, Technical report ICSCA-CMP-47, University of Texas at Austin, 1985.
39. W. A. Hunt, "The mechanical verification of a microprocessor design," In D. Borrione, editor, From HDL Description to Guaranteed Correct Circuit Designs, pp. 89-129, North Holland, Amsterdam, 1987.
40. J. Di and S. C. Smith, "A Hardware Threat Modeling Concept for Trustable Integrated Circuits," to appear in IEEE Region 5 Technical Conference, April 2007.