Designing and implementing malicious hardware

LEET 2008 - 1st USENIX Workshop on Large-Scale Exploits and Emergent Threats: Botnets, Spyware, Worms, and More

Volumn , Issue , 2008, Pages

  King, Samuel T ^a   Tucek, Joseph ^a   Cozzie, Anthony ^a   Grier, Chris ^a   Jiang, Weihang ^a   Zhou, Yuanyuan ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BOTNET; COMPUTER VIRUSES;

ATTACK VECTOR; COMPLEX DESIGNS; DESIGN AND IMPLEMENTATIONS; DESIGN SPACES; HARDWARE DESIGN; MALICIOUS CIRCUITS; MALICIOUS PROCESSORS; SOFTWARE STACKS;

INTEGRATED CIRCUIT DESIGN;

EID: 85084095841     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. Maxtor basics personal storage 3200. http://www.seagate.com/www/en-us/support/downloads/ personal storage/ps3200-sw.
2. The IA-32 Intel Architecture Software Developer’s Manual, Volume 3: System Programming Guide. Technical report, Intel Corporation, 2004.
3. D. Agrawal, S. Baktir, D. Karakoyunlu, P. Rohatgi, and B. Sunar. Trojan detection using ic fingerprinting. In Proceedings of the 2007 IEEE Symposium on Security and Privacy, May 2007.
4. Apple Computer Inc. Small number of video ipods shipped with windows virus. 2006. http://www.apple.com/support/windowsvirus/.
5. P. Bannon and J. Keller. Internal architecture of alpha 21164 microprocessor. compcon, 00:79, 1995.
6. T. C. Bressoud and F. B. Schneider. Hypervisor-Based Fault-Tolerance. In Proceedings of the 1995 Symposium on Operating Systems Principles, pages 1–11, December 1995.
7. E. N. Elnozahy, L. Alvisi, Y.-M. Wang, and D. B. Johnson. A Survey of Rollback-Recovery Protocols in Message-Passing Systems. ACM Computing Surveys, 34(3), September 2002.
8. Gaisler Research. Leon3 synthesizable processor. http://www.gaisler.com.
9. B. Gassend, D. Clarke, M. van Dijk, and S. Devadas. Silicon physical random functions. In Proceedings of the 9th ACM conference on Computer and communications security, pages 148–160, New York, NY, USA, 2002. ACM Press.
10. D. E. Hoffman. CIA slipped bugs to Soviets. The Washington Post, February 2004. http://www.msnbc.msn.com/id/4394002.
11. S. T. King, P. M. Chen, Y.-M. Wang, C. Verbowski, H. J. Wang, and J. R. Lorch. SubVirt: Implementing malware with virtual machines. In Proceedings of the 2006 IEEE Symposium on Security and Privacy, pages 314–327, May 2006.
12. P. C. Kocher, J. Jaffe, and B. Jun. Differential power analysis. In CRYPTO’99: Proceedings of the 19th Annual International Cryptology Conference on Advances in Cryptology, pages 388–397, London, UK, 1999. Springer-Verlag.
13. J. Kumagai. Chip detectives. IEEE Spectr., 37(11):43–49, 2000.
14. L. Lamport, R. E. Shostak, and M. C. Pease. The byzantine generals problem. ACM Trans. Program. Lang. Syst., 4(3):382–401, 1982.
15. P. A. Layman, S. Chaudhry, J. G. Norman, and J. R. Thomson. United States Patent 6906962: Method for defining the initial state of static random access memory.
16. U. S. D. of Defense. Defense science board task force on high performance microchip supply. February 2005. http://www.acq.osd.mil/dsb/reports/2005-02-HPMS Report Final.pdf.
17. D. Sokolov, J. Murphy, A. Bystrov, and A. Yakovlev. Design and analysis of dual-rail circuits for security applications. IEEE Trans. Comput., 54(4):449–460, 2005.
18. K. Tiri and I. Verbauwhede. Design method for constant power consumption of differential logic circuits. In DATE ’05: Proceedings of the conference on Design, Automation and Test in Europe, pages 628–633, Washington, DC, USA, 2005. IEEE Computer Society.
19. N. H. Weste and K. Eshraghian. Principles Of CMOS VLSI Design, A Systems Perspective. Addison Wesley, 1993.