Dynamic context compression for low-power coarse-grained reconfigurable architecture

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 18, Issue 1, 2010, Pages 15-28

  Kim, Yoonjin ^a   Mahapatra, Rabi N ^a  

^a TEXAS A AND M UNIVERSITY   (United States)

Author keywords

Coarse grained reconfigurable architecture (CGRA); Configuration cache; Context architecture; Embedded system; Low power

Indexed keywords

AREA OVERHEAD; CACHE CONTEXTS; COARSE GRAINED RECONFIGURABLE ARCHITECTURE; CONFIGURATION CACHE; CONTEXT ARCHITECTURE; DYNAMIC CONTEXTS; DYNAMIC RE-CONFIGURATION; LOW POWER; MAIN COMPONENT; POWER CONSUMPTION; POWER EFFICIENT; POWER SAVINGS; RE-CONFIGURABLE; READ OPERATION; REDUCING POWER;

CACHE MEMORY; DYNAMIC MODELS;

EMBEDDED SYSTEMS;

EID: 73249149558     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2008.2006846     Document Type: Article

References (28)

1. H. Reiner, "A decade of reconfigurable computing: A visionary retrospective," in Proc. Des. Autom. Test Eur. Conf., Mar. 2001, pp. 642-649.
2. H. Reiner, M. Herz, T. Hoffmann, and U. Nageldinger, "KressArray Xplorer: A new CAD environment to optimize reconfigurable datapath array architectures," in Proc. Asia South Pacific Des. Autom. Conf., Jan. 2000, pp. 163-168.
3. M. Bingfeng, V. Serge, V. Diederik, and L. Rudy, "Design methodology for a tightly coupled VLIW/reconfigurable matrix architecture: A case study," in Proc. Des. Autom. Test Eur. Conf., Mar. 2004, pp. 1224-1229.
4. B. Nikhil, G. Sumit, D. D. Nikil, and N. Alex, "Analysis of the performance of coarse-grain reconfigurable architectures with different processing element configurations," presented at theWorkshop Appl. Specific Process., San Diego, CA, Dec. 2003.
5. L. Andy, R. Praveen, and J. Murali, "Energy-aware interconnect-exploration of coarse-grained reconfigurable processors," presented at the Workshop Appl. Specific Process., New York, Sep. 2005.
6. Z. Hui, W. Marlene, G. Varghese, and R. Jan, "Interconnect architecture exploration for low-energy reconfigurable single-chip DSPs," presented at the VLSI, Washington, DC, Apr. 1999.
7. H. Frank, D. Hritam, and T. Jurgen, "Mapping of regular nested loop programs to coarse-grained reconfigurable arrays - Constraints and methodology," in Proc. IEEE Int. Parallel Distrib. Process. Symp., Apr. 2004, p. 148a.
8. L. Jong-eun, C. Kiyoung, and D. D. Nikil, Mapping loops on coarse-grained reconfigurable architectures using memory operation sharing Center Embedded Comput. Syst. (CECS), Univ. California Irvine, Irvine, Tech. Rep. 02-34, 2002.
9. J.-E. Lee, K. Choi, and N. D. Dutt, "An algorithm for mapping loops onto coarse-grained reconfigurable architectures," ACM Sigplan Notices, vol.38, no.7, pp. 183-188, Jul. 2003.
10. J.-E. Lee, K. Choi, and N. D. Dutt, "Compilation approach for coarsegrained reconfigurable architectures," IEEE Des. Test Comput., vol.20, no.1, pp. 26-33, Jan. 2003.
11. F. Hanning, H. Dutta, and J. Teich, "Regular mapping for coarse-grained reconfigurable architectures," in Proc. IEEE Int. Conf. Acoust., Speech, Signal Process., May 2004, pp. 57-60.
12. H. Singh, M.-H. Lee, G. Lu, F. J. Kurdahi, N. Bagherzadeh, and E. M. C. Filho, "Morphosys: An integrated reconfigurable system for data-parallel and computation-intensive applications," IEEE Trans. Comput., vol.49, no.5, pp. 465-481, May 2000. (Pubitemid 30897141)
13. J. Becker and M. Vorbach, "Architecture, memory and interface technology integration of an industrial/academic configurable system-onchip (CSoC)," presented at the IEEE Comput. Soc. Annu. Symp. VLSI, Washington, DC, 2003.
14. N. Suzuki, S.Kurotaki, M. Suzuki, N. Kaneko, Y.Yamada, K. Deguchi, Y. Hasegawa, H. Amano, K. Anjo, M. Motomura, K.Wakabayashi, T. Toi, and T. Awashima, "Implementing and evaluating stream applications on the dynamically reconfigurable processor," in Proc. Field-Program. Custom Comput. Mach., Apr. 2004, pp. 328-329.
15. F.-J. Vererdas, M. Scheppler, W. Moffat, and B. Mei, "Custom implementation of the coarse-grained reconfigurable ADRES architecture for multimedia purposes," in Proc. Int. Conf. Field Program. Logic Appl., Aug. 2005, pp. 106-111.
16. Y. Kim, C. Park, S. Kang, H. Song, J. Jung, and K. Choi, "Design and evaluation of coarse-grained reconfigurable architecture," in Proc. Int. SoC Des. Conf., Oct. 2004, pp. 227-230.
17. Y. Kim, M. Kiemb, C. Park, J. Jung, and K. Choi, "Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization," in Proc. Des. Autom. Test Eur. Conf.,Mar. 2005, pp. 12-17. (Pubitemid 44234568)
18. Y. Kim, I. Park, K. Choi, and Y. Paek, "Power-conscious configuration cache structure and code mapping for coarse-grained reconfigurable architecture," in Proc. Int. Symp. Low Power Electron. Des., Oct. 2006, pp. 310-315.
19. H. Schmit, D. Whelihan, A. Tsai, M. Moe, B. Levine, and R. R. Tsai, "PipeRench:Avirtualized programmable datapath in 0.18 micron technology," in Proc. IEEE Custom Integr. Circuits Conf., May 2002, pp. 63-66.
20. T. Miyamori and K. Olukotun, "A quantitative analysis of reconfigurable coprocessors for multimedia applications," in Proc. IEEE Symp. FPGAs Custom Comput. Mach., Apr. 1998, pp. 15-17.
21. M. Lanuzza, M. Margala, and P. Corsonello, "Cost-effective low-power processor-in-memory-based reconfigurable datapath for multimedia applications," in Proc. Int. Symp. Low Power Electron. Des., Aug. 2005, pp. 161-166.
22. S. Khawam, T. Arslan, and F. Westall, "Synthesizable reconfigurable array targeting distributed arithmetic for system-on-chip applications," in Proc. IEEE Int. Parallel Distrib. Process. Symp., Apr. 2004, pp. 150-150
23. F. Barat, M. Jayapala, T. V. A. H. Corporaal, G. Deconinck, and R. Lauwereins, "Low power coarse-grained reconfigurable instruction set processor," in Proc. Int. Conf. Field Program. Logic Appl., Sep. 2003, pp. 230-239.
24. F. Barat and R. Lauwereins, "Reconfigurable instruction set processors: A survey," in Proc. Int. Workshop Rapid Syst. Prototyping, Apr. 2000, pp. 168-173.
25. ARM Corporation [Online]. Available: http://www.arm.com/arm/AMBA
26. Synopsys Corporation [Online]. Available: http://www.synopsys.com
27. Taiwan Semi Manufacturing Company Ltd. [Online]. Available: http://www.tsmc.com
28. Model Technology Corporation [Online]. Available: http://www.model.com