KressArray Xplorer: A new CAD environment to optimize reconfigurable datapath array

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2000, Pages 163-168

  Hartenstein, Reiner ^a   Herz, Michael ^a   Hoffmann, Thomas ^a   Nageldinger, Ulrich ^a  

^a Rheinland Pfälzische Technische Universität Kaiserslautern Landau   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATIC TOOLS; COARSE-GRAIN RECONFIGURABLE; DESIGN SPACE EXPLORATION; GRAPHIC EDITORS; OPTIMAL SOLUTIONS; PERFORMANCE ANALYSIS; RECONFIGURABLE; USER INTERACTION;

HEURISTIC ALGORITHMS; ITERATIVE METHODS; RECONFIGURABLE ARCHITECTURES; SPACE RESEARCH;

COMPUTER AIDED DESIGN;

EID: 84884681913     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/368434.368597     Document Type: Conference Paper

References (16)

1. W. Mangione-Smith, et. al.: Seeking Solutions in Configurable Computing; Computer, Dec. 1997
2. J. Becker et al.: Parallelization in Co-Compilation for Configurable Accelerators; Asian South Pacific Design Automation Conference 1998 (ASP-DAC'98), Yokohama, Japan
3. R. Hartenstein (invited paper): The Microprocessor is no longer General Purpose: why Future Reconfigurable Platforms will win; ISIS'97, Austin, Texas U.S.A., Oct. 1997.
4. E. Mirsky, A. DeHon: "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources", Proc. FPGAs for Custom Computing Machines, pp. 157-166, IEEE CS Press, Los Alamitos, CA, U.S.A., 1996.
5. E. Waingold et al.: Baring it all to Software: Raw Machines, IEEE Computer 30, pp. 86-93.
6. C. Ebeling, D. Cronquist, P. Franklin: RaPiD: Reconfigurable Pipelined Datapath, Workshop on Field Programmable Logic and Applications, FPL'96, Darmstadt, Germany, 1996.
7. R. Kress: A Fast Reconfigurable ALUs for Xputers; Ph. D. thesis, Univ. Kaiserslautern, 1996.
8. A. Marshall et al.: A Reconfigurable Arithmetic Array for Multimedia Applications; FPGA'99, Int'l Symp. Field Programmable Gate Arrays, Monterey, CA, Febr. 21-23, 1999
9. A. Agarwal, S. Amarasinghe, et al.: The Raw Compiler Project; Proceedings of the Second SUIF Compiler Workshop, Stanford, CA, August 21-23, 1997.
10. R. Kress et al.: A Datapath Synthesis System for the Reconfigurable Datapath Architecture; ASP-DAC'95, Makuhari, Chiba, Japan, Aug. 29-Sept. 1, 1995.
11. R. Hartenstein, M Herz, T Hoffmann, U Nageldinger: Using the KressArray for Configurable Computing; Conf. on Configurable Computing: Technology and Applications, Boston, Nov. 2-3, 1998, Proc. SPIE Vol. 3526
12. R. Hartenstein, J. Becker, M. Herz, U. Nageldinger: An Embedded Accelerator for Real World Computing; in Proc. IFIP Int'l Confer. on Very Large Scale Integration, VLSI''97, Gramado, Brazil, Aug. 26-29, 1997
13. R. Hartenstein, A. Hirschbiel, K. Schmidt, M. Weber: A Novel Paradigm of Parallel Computation and its Use to Implement Simple High-Performance Hardware; InfoJapan'90- Int'l Conf. memorising the 30th Anniversary of the Computer Society of Japan, Tokyo, Japan, 1990
14. th Int'l Conf. on Application-specific Systems, Architectures and Processors, ASAP'97, Zurich, Switzerland, July 14-16, 1997
15. H.T. Kung: Why Systolic Architectures?; IEEE Computer, Jan. 1982.
16. D. Harwood et al.: A New Class of Edge-preserving Smoothing Filters; Pattern Recog. Lett. 6, pp. 155-162, Aug.1987