Design methodology for a tightly coupled VLIW/reconfigurable matrix architecture: A case study

Proceedings - Design, Automation and Test in Europe Conference and Exhibition

Volumn 2, Issue , 2004, Pages 1224-1229

  Mei, Bingfeng ^a,b   Vernalde, Serge ^a   Verkest, Diederik ^a,b,c   Lauwereins, Rudy ^a,b  

^a IMEC   (Belgium)

^b Katholieke Universiteit Leuven   (Belgium)

^c VRIJE UNIVERSITEIT BRUSSEL   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

COARSE-GRAINED ARCHITECTURE; FUNCTIONAL UNITS (FU); RECONFIGURABLE ARCHITECTURES; C-BASED DESIGN; COARSE GRAINED RECONFIGURABLE ARCHITECTURE; DESIGN METHODOLOGY; MATRIX ARCHITECTURE; NOVEL ARCHITECTURE; PROGRAMMABLE ARCHITECTURES; SOFTWARE IMPLEMENTATION; TIGHTLY-COUPLED;

ALGORITHMS; CODES (SYMBOLS); ELECTRONICS PACKAGING; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS; SOFTWARE ENGINEERING; APPLICATION PROGRAMS; DESIGN; EXHIBITIONS; MOTION PICTURE EXPERTS GROUP STANDARDS;

VERY LONG INSTRUCTION WORD ARCHITECTURE; CLOSED LOOP CONTROL SYSTEMS;

EID: 3042515351     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2004.1269063     Document Type: Conference Paper

References (12)

1. C. Ebeling, D. Cronquist, and P. Franklin. RaPiD - reconfigrurable pipelined datapath. In Proc of International Workshop on Field Programmable Logic and Applications, 1996.
2. The IMPACT group, http://www.crhc.uiuc.edu/impact.
3. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems. In International Symposium on Microarchitecture, pages 330-335, 1997.
4. S. A. Mahlke, D. C. Lin, W. Y. Chen, R. E. Hank, and R. A. Bringmann. Effective compiler support for predicated execution using the hyperblock. In 25th Annual Intl. Symp. on Microarchitecture, pages 45-54, 1992.
5. B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins. ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In Field-Programmable Logic and Applications, 2003.
6. B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins. Exploiting loop-level parallelism for coarse-grained reconfigurable architecture using modulo scheduling. In Proc. Design, Automation and Test in Europe (DATE), 2003.
7. T. Miyamori and K. Olukotun. REMARC: Reconfigurable multimedia array coprocessor. In International Symposium on Field Programmable Gate Arrays (FPGA), 1998.
8. PACT XPP Technologies, 2003. http://www.pactcorp.com.
9. B. R. Rau. Iterative modulo scheduling. Technical report, Hewlett-Packard Lab: HPL-94-115, 1995.
10. H. Schmit, D. Whelihan, A. Tsai, M. Moe, B. Levine, and R. R. Taylor. PipeRench: A virtualized programmable datapath in 0.18 micron technology. In Proc. of IEEE Custom Integrated Circuits Conference, 2002.
11. H. Singh, M.-H. Lee, G. Lu, F. J. Kurdahi, N. Bagherzadeh, and E. M. C. Filho. Morphosys: an integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Trans. on Computers, 49(5):465-481, May 2000.
12. T. Wolf and M. Franklin. CommBench - a telecommunication benchmark for network processors. In IEEE Intl. Symp. on Performance Analysis of Systems and Software, 2000.