Reconfigurable multithreading architectures: A survey

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5657 LNCS, Issue , 2009, Pages 263-274

  Zaykov, Pavel G ^a   Kuzmanov, Georgi K ^a   Gaydadjiev, Georgi N ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURAL SUPPORT; CONCEPTUAL MODEL; DESIGN PROBLEMS; MULTI-THREADING; MULTITHREADING ARCHITECTURES; PROSPECTIVES; RE-CONFIGURABLE; RECONFIGURABLE ARCHITECTURE; RESEARCH DIRECTIONS; RESEARCH QUESTIONS; TYPICAL APPLICATION;

COMPUTER SIMULATION; EMBEDDED SYSTEMS; SURVEYS; TELLURIC PROSPECTING;

COMPUTER ARCHITECTURE;

EID: 70350369772     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-03138-0_29     Document Type: Conference Paper

References (37)

1. Vassiliadis, S., Wong, S., Cotofana, S.D.: The MOLEN μρ-coded processor. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol. 2147, pp. 275-285. Springer, Heidelberg (2001)
2. Heysters, P.M.: Coarse-grained reconfigurable computing for power aware applications. In: ERSA, pp. 272-280 (2006)
3. Seno, K., Yamazaki, M.: Virtual mobile engine (VME) LSI that 'changes its spots' achievies ultralow power and diverse functionality. CX-News 42 (2005), http://www.sony.com
4. Ungerer, T., Robic, B., Silc, J.: A survey of processors with expliclicit multithreading. ACM Computing Surveys 35(1), 29-63 (2003)
5. Sima, M., Vassiliadis, S., Cotofana, S.D., van Eijndhoven, J.T.J., Vissers, K.A.: Field-programmable custom computing machines - a taxonomy. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, pp. 79-88. Springer, Heidelberg (2002)
6. Wigley, G.B., Kearney, D.A.: The first real operating system for reconfigurable computers. In: ACSAC, pp. 129-136. IEEE Computer Society Press, Los Alamitos (2000)
7. Wu, K., Kanstein, A., Madsen, J., Berekovic, M.: MT-ADRES: Multithreading on coarse-grained reconfigurable architecture. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds.) ARCS 2007. LNCS, vol. 4419, pp. 26-38. Springer, Heidelberg (2007)
8. Mamidi, S., Schulte, M., Iancu, D., Glossner, J.: Architecture support for reconfigurable multithreaded processors in programmable communication systems. In: ASAP, pp. 320-327. IEEE Press, Los Alamitos (2007)
9. Uhrig, S., Maier, S., Kuzmanov, G.K., Ungerer, T.: Coupling of a reconfigurable architecture and a multithreaded processor core with integrated real-time scheduling. In: RAW, pp. 209-217 (2006)
10. Peck, W., Anderson, E., Agron, J., Stevens, J., Baijot, F., Andrews, D.: HTHREADS: a computational model for reconfigurable devices. In: FPL, pp. 885-888 (2006)
11. Compton, K., Hauck, S.: Reconfigurable computing: a survey of systems and software. ACM Computing Surveys 34(2), 171-210 (2002)
12. Diessel, O., Wigley, G.B.: Opportunities for operating systems research in reconfigurable computing. In: ACRC (1999)
13. So, H.K.-H., Brodersen, R.: A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH. ACM Transactions on Embedded Computing Systems 7(2), 1401-1407 (2008)
14. Zhou, B., Qui, W., Peng, C.-L.: An operating system framework for reconfigurable systems. In: CIT, pp. 781-787 (2005)
15. Noguera, J., Badia, R.M.: Multitasking on reconfigurable architectures: microarchitecture support and dynamic scheduling. Trans. on Embedded Computing Sys. 3(2), 385-406 (2004)
16. Marescaux, T., Nollet, V., Mignolet, J.-Y., Bartic, A., Moffat, W., Avasare, P., Coene, P., Verkest, D., Vernalde, S., Lauwereins, R.: Run-time support for heterogeneous multitasking on reconfigurable SoCs. Integration 38(1), 107-130 (2004)
17. Zaykov, P.G., Kuzmanov, G.K., Gaydadjiev, G.N.: State-of-the-art reconfigurable multithreading architectures. Technical Report - CE-TR-2009-02 (2009)
18. The convey HC-1 computer, architecture overview (white paper), p. 11 (2008), http://www.conveycomputer.com
19. Gibeling, G., Schultz, A., Asanovic, K.: The RAMP architecture & description language. In: WARFP (2006)
20. Haynes, S.D., Epsom, H.G., Cooper, R.J., McAlpine, P.L.: UltraSONIC: A reconfigurable architecture for video image processing. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, pp. 482-491. Springer, Heidelberg (2002)
21. Satrawala, A., Varadarajan, K., Lie, M., Nandy, S., Narayan, R.: Redefine: Architecture of a soc fabric for runtime composition of computation structures. In: FPL 2007, pp. 558-561 (2007)
22. Wallner, S.: A reconfigurable multi-threaded architecture model. In: Omondi, A.R., Sedukhin, S.G. (eds.) ACSAC 2003. LNCS, vol. 2823, pp. 193-207. Springer, Heidelberg (2003)
23. Bauer, L., Shafique, M., Kreutz, S., Henkel, J.: Run-time system for an extensible embedded processor with dynamic instruction set. In: DATE, pp. 752-757 (2008)
24. Steiger, C., Walder, H., Platzner, M.: Heuristics for online scheduling real-time tasks to partially reconfigurable devices. In: FPL, pp. 575-584 (2003)
25. Zhou, X., Wang, Y., Huang, X.-Z., Peng, C.-L.: On-line scheduling of real-time tasks for reconfigurable computing system. In: FPT, pp. 57-64 (2006)
26. Angermeier, J., Teich, J.: Heuristics for Scheduling Reconfigurable Devices with Consideration of Reconfiguration Overheads. In: Proceedings 15th Reconfigurable Architectures Workshop, Miami, Florida (2008)
27. Resano, J., Mozos, D., Verkest, D., Catthoor, F.: A reconfiguration manager for dynamically reconfigurable hardware. IEEE Design & Test of Computers 22(5), 452-460 (2005)
28. Panainte, E.M.: The Molen compiler for reconfigurable architectures. Ph.D. dissertation, TU Delft (2007)
29. Li, Z., Hauck, S.: Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation. In: FPGA, pp. 187-195 (2002)
30. Steiger, C., Walder, H., Platzner, M., Thiele, L.: Online scheduling and placement of real-time tasks to partially reconfigurable devices. In: RTSS, pp. 224-235. IEEE Computer Society, Los Alamitos (2003)
31. Dittmann, F.: Methods to exploit reconfigurable fabrics - making reconfigurable systems mature. Ph.D. dissertation, University of Paderborn (2007)
32. Kalte, H., Porrmann, M.: Context saving and restoring for multitasking in reconfigurable systems. In: FPL, pp. 223-228. IEEE Press, Los Alamitos (2005)
33. Simmler, H., Levinson, L.: Multitasking on FPGA coprocessors. In: Grünbacher, H., Hartenstein, R.W. (eds.) FPL 2000. LNCS, vol. 1896, pp. 121-130. Springer, Heidelberg (2000)
34. Majer, M., Teich, J., Ahmadinia, A., Bobda, C.: The Erlangen Slot Machine: A dynamically reconfigurable fpga-based computer. VLSI Signal Processing 47(1), 15-31 (2007)
35. Ahmadinia, A., Bobda, C., Koch, D., Majer, M., Teich, J.: Task scheduling for heterogeneous reconfigurable computers. In: SBCCI, pp. 22-27 (2004)
36. Chen, Y., Chen, S.Y.: Cost-driven hybrid configuration prefetching for partial reconfigurable coprocessor. In: IPDPS, pp. 1-8. IEEE Press, Los Alamitos (2007)
37. Wallner, S.: Micro-task processing in heterogeneous reconfigurable systems. J. Comput. Sci. Technol. 20(5), 624-634 (2005)