Multitasking on Reconfigurable Architectures: Microarchitecture Support and Dynamic Scheduling

ACM Transactions on Embedded Computing Systems

Volumn 3, Issue 2, 2004, Pages 385-406

  Noguera, Juanjo ^a   Badia, Rosa M ^b  

^a HEWLETT PACKARD COMPANY   (United States)

^b UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

Adaptable architectures and microarchitectures; Algorithms; Design; dynamic scheduling; Performance; runtime support for dynamic reconfiguration

Indexed keywords

EID: 33749549866     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/993396.993404     Document Type: Article

References (28)

1. Balarin, F. et al. 1998. Scheduling for embedded real-time systems.IEEE Des. Test Comput. 15 (Jan.-Mar.), 1.
2. Benini, L., Bogliolo, A., Micheli De., G. 2000. A survey of design techniques for system-level dynamic power management.IEEE Trans. VLSI Syst. 8, 3.
3. Brebner, G., 1996. A virtual hardware operating system for the Xilinx XC6200. In Proceedings of the 6th International Workshop on. Field Programmable Logic and Applications (FPL'96), Darmstadt, Germany.
4. Chatta, K., Vemuri, R., 1999. Hardware-software codesign for dynamically reconfigurable architectures. In Proceedings of the 9th International Workshop on Field Programmable Logic and Applications (FPL99), Glasgow, Scotland.
5. Dick, R. P., Jha, N. K., 1998. CORDS: Hardware-software co-synthesis of reconfigurable realtime distributed embedded systems. In Proceedings ofInternational Conference Computer Aided Design (ICCAD'98), San Jose, CA, USA.
6. Dick, P., Rhodes, D.L., Wolf, W., 1998. TGFF: Task graphs for free. In Proceedings International. Workshop Hardware/Software Codesign, Seattle, WA, USA.
7. Dick, R. P., Lakshminarayana, G., Raghunathan, A., Jha, N. K., 2000. Power analysis of embedded operating systems. In Proceeding Design Automation Conference (DAC), Los Angeles, CA, USA.
8. Diessel, O., Elgindy, H., Middendorf, M., Schmeck, H., Schmidt, B., 2000. Dynamic scheduling of tasks on partially reconfigurable FPGAs.IEE Proceedings-Computers and Digital Techniques, Institution of Electrical Engineers, 147(3).
9. Hauck, S., 1998. Configuration prefetch for single context reconfigurable coprocessors. In Proceedings of ACM International Symposium on Field-Programmable Gate Arrays (FPGA98), Monterey, CA, USA.
10. Hartenstein, R., 2001. A decade of reconfigurable computing: A visionary retrospective. In Proceedings of Design Automation and Test in Europe (DATE'2001), Munich, Germany.
11. Jeong, B. et al. 2000. Hardware-software cosynthesis for run-time incrementally reconfigurable FPGAs. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC2000), Yokohama, Japan.
12. Kalavade, A. et al. 1999. Software environment for a multiprocessor DSP. In Proceedings of Design Automation Conference (DAC), New Orleans, LA, USA.
13. Levinson, L., Manner, R., Sessler, M., Simmler, H., 2000. Preemptive multitasking on FPGAs. In Proceedings Symposium on Field-Programmable Custom Computing Machines (FCCM'00), Napa, CA, USA.
14. Maestre, R. et al, 1999. Kernel scheduling in reconfigurable computing. In Proceedings of Design Automation and Test in Europe (DATE'99), Munich, Germany.
15. Moon, S. W., Rexford, J., Shin, K. G., 2000. Scalable hardware priority queue architectures for high-speed packet switches.IEEE Trans. Comput. 49, 11.
16. Noguera, J., Badia, R. M., 2000. Run-time HW/SW codesign for discrete event systems using dynamically reconfigurable architectures. In Proceedings of International Symposium on System Synthesis (ISSS'2000), Madrid, Spain.
17. Noguera, J., Badia, R. M., 2001. A HW/SW partitioning algorithm for dynamically reconfigurable architectures. In Proceedings of Design Automation and Test in Europe (DATE'2001), Munich, Germany.
18. Noguera, J., Badia, R. M., 2002. HW/SW codesign techniques for dynamically reconfigurable architectures.IEEE Trans. VLSI Syst. 10, 4.
19. Noguera, J., Badia, R. M., 2002. Dynamic run-time HW/SW scheduling techniques for dynamically reconfigurable architectures. In Proceedings of International Symposium on Hardware/Software Codesign (CODES'02), Estes Park, CO, USA.
20. Purna, K., Bhatia, D., 1999. Temporal partitioning and scheduling data flow graphs for reconfigurable computers.IEEE Trans. Comput. 48, 6.
21. Ryu, K., Shin, E., Mooney, V., 2001. A comparison of five different multiprocessor SoC bus architectures. In Proceedings of the EUROMICRO Symposium on Digital Systems Design (EU-ROMICRO'01), Warsaw, Poland.
22. Saglam, B. E., Mooney, V., 2001. System-on-a-chip processor synchronization support in hardware. In Proceedings of Design Automation and Test in Europe (DATE'2001), Munich, Germany.
23. Shirazi, N., Luk, W., Cheung, P., 1998. Automating production of run-time reconfigurable designs. In Proceedings of International Symposium Field-Programmable Custom Computing Machines (FCCM'98), Napa, CA, USA.
24. Simmler, H., Levinson, L., Manner, R., 2000. Multitasking on FPGA coprocessors. In Proceedings of 10th International Conference Field Programmable Logic and Applications (FPL2000), Villach, Austria.
25. Vasilko, M., Ait-Boudaoud, D., 1995. Scheduling for dynamically reconfigurable FPGAs. In Proceedings of International Workshop on Logic and Architecture Synthesis. IFIP TC10 WG10.5 Grenoble, France.
26. Walder, H., Platzner, M., 2002. Non-preemptive multitasking on FPGAs: Task placement and footprint rransform. In Proceedings of 2nd International Conference on Engineering of Reconfigurable Systems and Architectures (ERSA02), Las Vegas, NV.
27. Wigley, G. B., Kearney, D. A., 2002. Research issues in operating systems for reconfigurable computing. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA02), Las Vegas, NV.
28. Wong, C., et al. 2001. Task concurrency management methodology to schedule the MPEG4 IM1 player on a highly parallel processor platform.In Proceedings of International Symposium on Hardware/Software Codesign (CODES'01), Copenhagen, Denmark.