Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2002, Pages 187-195

  Li, Zhiyuan ^a   Hauck, Scott ^a  

^a Northwestern University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; DECODING; FIELD PROGRAMMABLE GATE ARRAYS;

MEMORY ARRAYS;

STATIC RANDOM ACCESS STORAGE;

EID: 0036382691     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/503074.503076     Document Type: Conference Paper

References (16)

1. [Babb97] J. Babb, M. Frank, V. Lee, E. Waingold, R. Barua, M. Taylor, J. Kim, S. Devabhaktuni, A. Agarwal, "The RAW Benchmark Suite: Computation Structures for General Purpose Computing", IEEE Symposium on FPGAs for Custom Computing Machines, pp. 134-143, 1997.
2. [Bolotski94] M. Bolotski, A. DeHon, T. F. Knight Jr., "Unifying FPGAs and SIMD Arrays", 2nd International ACM/SIGDA Workshop on Field-Programmable Gate Arrays, 1994.
3. [Callahan91] D. Callahan, K. Kennedy, A. Porterfield, "Software Prefetching", International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 40-52, 1991.
4. [Cmelik93] R.F. Cmelik, Introduction to Shade, Sun Microsystems Laboratories, Inc., February, 1993.
5. [Compton00] K. Compton, J. Cooley, S. Knol, S. Hauck, "Abstract: Configuration Relocation and Deffagmentation for FPGAs", IEEE Symposium on Field-Programmable Custom Computing Machines, 2000.
6. [Dandalis01] Andreas Dandalis, Viktor Prasanna, "Configuration Compression for FPGA-based Embedded Systems", ACM/SIGDA international Symposium on Field-Programmable Gate Arrays.
7. [Hauck97] S. Hauck, T. W. Fry, M. M. Hosler, J. P. Kao, "The Chimaera Reconfigurable Functional Unit", IEEE Symposium on FPGAs for Custom Computing Machines, 1997.
8. [Hauck98] S. Hauck, "The Configuration prefetching for the Single Context FPGA", ACM/SIGDA International Symposium on FPGAs, pp65-74, 1998.
9. [Hauser97] John Hauser, John Wawrzynek, "Garp: A MIPS Processor with a Reconfigurable Coprocessor", IEEE Symposium on FPGAs Jor Custom Computing Machines, pp. 24-33, 1997.
10. th International Symposium on Computer Architecture, pp 252-263, 1997.
11. [Li99] Zhiyuan Li, S. Hauck, "Don't Care Discovery for FPGA Configuration Compression", ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 91-100, 1999.
12. [Li00] Zhiyuan Li, K. Compton, Scott Hauck, "Configuration Caching Management Techniques for Reconfigurable Computing", IEEE Symposium on FPGAs for Custom Computing Machines, pp. 87-96, 2000.
13. [Li01] Zhiyuan Li, Scott Hauck, "Configuration Compression for Virtex FPGA", IEEE Symposium on FPGAs for Custom Computing Machines, pp 143-154, 2001.
14. [Sehmit97] Herman Schmit, "Incremental Reconfiguration for Pipelined Applications" IEEE Symposium on FPGAs for Custom Computing Machines, pp 47-55, 1997.
15. [Spec95] SPEC CPU95 Benchmark Suite, Standard Performance Evaluation Corp., Manassas, VA, 1995.
16. [Wittig96] R. Wittig, P. Chow, "OneChip: An FPGA Processor with Reconfigurable Logic", IEEE Symposium on FPGAs for Custom Computing Machines, pp126-135, 1996.