Heuristics for online scheduling real-time tasks to partially reconfigurable devices

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2778, Issue , 2003, Pages 575-584

  Steiger, Christoph ^a   Walder, Herbert ^a   Platzner, Marco ^a  

^a ETH ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

SOCIAL NETWORKING (ONLINE);

ONLINE SCHEDULING; PARTIALLY RECONFIGURABLE DEVICES; REAL - TIME SCHEDULING; REAL-TIME TASKS; RECONFIGURABLE DEVICES; RUN-TIME EFFICIENCY;

SCHEDULING;

EID: 33646423341     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-45234-8_56     Document Type: Article

References (11)

1. G. Brebner. A Virtual Hardware Operating System for the Xilinx XC6200. In Int'l Workshop on Field-Programmable Logic and Applications (FPL), pages 327-336, 1996.
2. H. Walder and M. Platzner. Reconfigurable Hardware Operating Systems: From Concepts to Realizations. In Int'l Conf. on Engineering of Reconfigurable Systems and Architectures (ERSA), 2003.
3. G. Brebner and O. Diessel. Chip-Based Reconfigurable Task Management. In Int'l Conf. on Field Programmable Logic and Applications (FPL), pages 182-191, 2001.
4. O. Diessel, H. ElGindy, M. Middendorf, H. Schmeck, and B. Schmidt. Dynamic scheduling of tasks on partially reconfigurable FPGAs. 147(3):181-188, 2000.
5. K. Bazargan, R. Kastner, and M. Sarrafzadeh. Fast Template Placement for Reconfigurable Computing Systems. 17(1):68-83, 2000.
6. S. Fekete, E. Köhler, and J. Teich. Optimal FPGA Module Placement with Temporal Precedence Constraints. In Design Automation and Test in Europe (DATE), pages 658-665, 2001.
7. T. Marescaux, A. Bartic, Verkest D., S. Vernalde, and R. Lauwereins. Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs. In Int'l Conf. on Field-Programmable Logic and Applications (FPL), pages 795-805, 2002.
8. G.C. Buttazzo. Hard Real-time Computing Systems: Predictable Scheduling Algorithms and Applications. Kluwer, 2000.
9. B.S Baker, E.G. Coffman, and R.L. Rivest. Orthogonal packings in two dimensions. SIAM Journal on Computing, (9):846-855, 1980.
10. H. Walder, C. Steiger, and M. Platzner. Fast Online Task Placement on FP-GAs: Free Space Partitioning and 2D-Hashing. In Reconfigurable Architectures Workshop (RAW), 2003.
11. D. Lim and M. Peattie. Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations. XAPP 290, Xilinx, 2002.