Micro-task processing in heterogeneous reconfigurable systems

Journal of Computer Science and Technology

Volumn 20, Issue 5, 2005, Pages 624-634

  Wallner, Sebastian ^a  

^a HAMBURG UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

Configuration instructions; Descriptors; Parallel processing system; Reconfigurable heterogeneous architectures; Signal processing; System on chip

Indexed keywords

COMPUTER ARCHITECTURE; MICROPROCESSOR CHIPS; REAL TIME SYSTEMS; SIGNAL PROCESSING; TELECOMMUNICATION SYSTEMS; VLSI CIRCUITS;

CONFIGURATION INSTRUCTIONS; DESCRIPTORS; RECONFIGURABLE HETEROGENEOUS ARCHITECTURES; SYSTEM-ON-CHIP;

PARALLEL PROCESSING SYSTEMS;

EID: 33644587476     PISSN: 10009000     EISSN: None     Source Type: Journal    
DOI: 10.1007/s11390-005-0624-x     Document Type: Conference Paper

References (19)

1. Berezdivin R, Breinig R, Topp R. Next-generation wireless communication concepts and technologies. IEEE Communication Magazine, Mar. 2002, 40(3): 108-117.
2. Lewis K. Information appliances, "Gadget Netopia". IEEE Com., Jan. 1998, 31: 59-66.
3. Diefendorff K, Dubey P. How multimedia workloads will change processor design. IEEE Computer, Sept. 1997, 30(9): 43-45.
4. Wan M, Zhang H, George V et al. Design methodology of a low-energy reconfigurable single-chip DSP system. Journal of VLSI Signal Processing, May-Jun. 2001, 28(1-2): 47-61.
5. Salefski B, Caglar L. Re-configurable computing in wireless. In 38th Design Automation Conference, Las Vegas, Jun. 2001, pp.178-183.
6. Singh H, Lee M H, Lu G et al. MorphoSys: An integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Trans. Computers, May 2000, 49(5): 465-481.
7. Wallner S. A reconfigurable multi-threaded architecture model. In Eighth Asia-Pacific Computer Systems Architecture Conference (ACSAC2005), Fukushima, Japan, Springer, LNCS 8823, Sept. 23-26, 2003, pp.193-207.
8. Ernst R. Long pipelines in single-chip digital signal processors-concepts and case study. IEEE Transactions on Circuits and System, Jan. 1991, 38(1):
9. DeHon A, Wawrzynek J. Reconfigurable computing: What, why, and implications for design automation. In Proc. the Design Automation Conference, Jun. 21-25, 1999, pp.610-615.
10. Wallner S. A configurable system-on-chip architecture for embedded devices. In Ninth Asia-Pacific Computer Systems Architecture Conference (ACSAC'2004), Beijing, China, Springer, LNCS 3189, Sept. 7-9, 2004, pp.58-71.
11. Wallner S. Design methodology of a configurable system-on-chip architecture. In Proc. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'04), Computer Society Press, Napa, CA, Apr. 20-23, 2004.
12. Enzler R, Sailer T. Application Exploration Regarding a DPC Like Architecture. Technical Report, Electronics Lab, May 2000. Swiss Federal Institute of Technology (ETH), Zuerich.
13. Eltawil A M, Daneshrad B. Interpolation based direct digital frequency synthesis for wireless communications. Conference Record of the 8002 IEEE Wireless Communications and Networking Conference (WCNC 2002), Vol. 1, Mar. 2002, pp.73-77.
14. Plasma core: MIPS-I(TM) soft-core, www.opencores.org
15. Kogge P. The architecture of pipelined computers. 1981, Hemisphere Publishing.
16. Oppenheim A V, Schafer R W. Discrete-Time Signal Processing. 1999, Prentice-Hall.
17. UMC. High performance standard cells design kit Rev. 2.2., 2001.
18. Klar H. Design-compiler fundamentals reference manual. Synopsys Inc., 2002.
19. Cadence Design Systems Inc. Silicon ensemble reference manual. 2001.