Priority-based packet communication on a bus-shaped structure for FPGA-systems

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2009, Pages 178-183

  Sander, Oliver ^a   Glas, Benjamin ^a   Roth, Christoph ^a   Becker, Jürgen ^a   Müller Glaser, Klaus D ^a  

^a KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

BUSES; MULTICASTING; NETWORK-ON-CHIP;

BROADCAST AND MULTICAST; CAR-TO-CAR COMMUNICATION; FLEXIBLE COMMUNICATION; MULTICAST MESSAGES; PACKET COMMUNICATIONS; PRIORITY-BASED; SHAPED STRUCTURES;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 70350043919     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2009.5090654     Document Type: Conference Paper

References (21)

1. C. Zeferino, M. Kreutz, L. Carro, and A. Susin, "A study on communication issues for systems-on-chip," Integrated Circuits and Systems Design, 2002. Proceedings. 15th Symposium on, pp. 121-126, 2002.
2. H. G. Lee, N. Chang, U. Y. Ogras, and R. Marculescu, "On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on- chip approaches," ACM Trans. Des. Autom. Electron. Syst., vol. 12, no. 3, pp. 1-20, 2007.
3. O. Sander, B. Glas, J. Becker, and K. D. Müller-Glaser, "An exploitation of reconfigurable hardware architectures for car-to-car communication considering automotive requirements," in FISITA World Automotive Congress 2008, Munich, Germany, 2008.
4. W. J. Dally and B. Towles, "Route packets, not wires: On-chip interconnection networks," in Design Automation COnference (DAC) 2001. ACM, 2001.
5. A. Jantsch, "Nocs: a new contract between hardware and software," Digital System Design, 2003. Proceedings. Euromicro Symposium on, pp. 10-16, Sept. 2003.
6. P. Guerrier and A. Greiner, "A generic architecture for on-chip packet-witched interconnections," in DATE 2000, 2000, pp. 250-256.
7. P. Wielage and K. Goossens, "Networks on silicon: Blessing or nightmare?" in Proceedings of the Euromicro Symposium on Digital System Design (DSD'02). IEEE, 2002.
8. A. Lee and N. Bergmann, "On-chip communication architectures for reconfigurable system-on-chip," Field-Programmable Technology (FPT), pp. 332-335, Dec. 2003.
9. S. Lee, C. Lee, and H.-J. Lee, "A new multi-channel on-chip-bus architecture for system-on-chips," IEEE International SOC Conference, pp. 305-308, Sept. 2004.
10. K. Sekar, K. Lahiri, A. Raghunathan, and S. Dey, "Flexbus: a highperformance system-on-chip communication architecture with a dynamically configurable topology," in DAC '05. New York, NY, USA: ACM, 2005, pp. 571-574.
11. T. Seceleanu, "Communication on a segmented bus," SOC Conference, 2004. Proceedings. IEEE International, pp. 205-208, Sept. 2004.
12. W.-B. Jone, J. S. Wang, H.-I. Lu, I. P. Hsu, and J.-Y. Chen, "Design theory and implementation for low-power segmented bus systems," ACM Trans. Des. Autom. Electron. Syst., vol. 8, no. 1, pp. 38-54, 2003.
13. A. Ehliar, J. Eilert, and D. Liu, "A Comparison of Three FPGA optimized NoC Architectures," in Swedish System-on-Chip Conference (SSoCC), 2007.
14. B. Sethuraman, P. Bhattacharya, J. Khan, and R. Vemuri, "Lipar: A lightweight parallel router for fpga-based networks-on-chip," in GLSVSLI '05. New York, NY, USA: ACM, 2005, pp. 452-457.
15. K. Hadjiat, F. St-Pierre, G. Bois, Y. Savaria, M. Langevin, and P. Paulin, "An fpga implementation of a scalable network-on-chip based on the token ring concept," Electronics, Circuits and Systems, 2007. ICECS 2007. 14th IEEE International Conference on, pp. 995-998, Dec. 2007.
16. R. Holsmark, A. Johansson, and S. Kumar, "On connercting cores to packet switched on-chip networks: a case study with microblaze processor cores," in 7th IEEE workshop DDECS 04. IEEE, 2004.
17. C. Bobda and A. Ahmadinia, "Dynamic interconnection of reconfigurable modules on reconfigurable devices," Design & Test of Computers, IEEE, vol. 22, no. 5, pp. 443-451, Sept.-Oct. 2005.
18. M. Hubner, L. Braun, D. Gohringer, and J. Becker, "Run-time recon-figurable adaptive multilayer network-on-chip for fpga-based systems," Parallel and Distributed Processing, 2008. IPDPS 2008. IEEE International Symposium on, pp. 1-6, April 2008.
19. O. Sander, J. Becker, M. Hübner, M. Dreschmann, J. Luka, M. Traub, and T. Weber, "Modular system concept for FPGA-based Automotive Gateway," in Electronic Systems for Vehicles, ser. VDI-Berichte, no. 2000, VDI. Verein Deutscher Ingenieure, 2007, pp. 223-232.
20. IEEE, "Trial-use standard for wireless access in vehicular environments (wave)," IEEE Std 1609, 2006.
21. SAE, "Dedicated Short Range Communications (DSRC) Standard Draft," SAE Standard J2735, 2006.