An FPGA implementation of a scalable network-on-chip based on the token ring concept

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn , Issue , 2007, Pages 995-998

  Hadjiat, Karim ^a   St Pierre, Francis ^a   Bois, Guy ^a   Savaria, Yvon ^a   Langevin, Michel ^b   Paulin, Pierre ^b  

^a ÉCOLE POLYTECHNIQUE DE MONTRÉAL   (Canada)

^b STMICROELECTRONICS   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

AGGLOMERATION; AGGREGATES; CHLORINE COMPOUNDS; DIESEL ENGINES; ELECTRIC NETWORK TOPOLOGY; TELECOMMUNICATION SYSTEMS;

INTERNATIONAL CONFERENCES; NETWORK-ON-CHIP; NUMBER OF NODES;

COMPUTER NETWORKS;

EID: 50649098260     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2007.4511160     Document Type: Conference Paper

References (15)

1. A. Jantsch, H. Tenhunen, Eds., "Networks-on-Chip", Norwell, MA: Kluwer, 2001.
2. W. Dally, B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks", in Proc. of DAC, pp. 684-689, 2001.
3. L. Benini, G. De Micheli, "Networks on chips: A new SoC paradigm", IEEE Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.
4. F. Deslauriers, M. Langevin, G. Bois, Y. Savaria, P. Paulin, "RoC: A Scalable Network on Chip Based on the Token Ring Concept", Proc. of NEWCAS, Gatineau, Canada, June 2006.
5. P. P. Pande, C. Grecu, M. Jones, A. Ivanov, R. Saleh, "Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures", IEEE Trans. on Computers, vol. 54, no. 8, pp. 1025-1040, Aug. 2005.
6. A. Adriahantenaina, H. Charlery, A. Greiner and L. Mortiez, "SPIN: a Scalable, Packet Switched, On-Chip Micro-network", DATE'2003, p.70-73.
7. S. Kumar, A. Jantsch, J-P. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja, A. Hemani, "A network on chip architecture and design methodology", in Proc. IEEE Computer Society Annual Symposium on VLSI, Apr. 2002, pp. 117-124.
8. K. Goossens, J. Dielisson, A. Rãdulescu, "Aethereal Network on Chip: Concepts, Architectures, and Implementations", IEEE Design & Test of Computers, vol. 22, no. 5, pp. 414-421, Sept./Oct. 2005.
9. D. Bertozzi, L. Benini, "Xpipes: A Network-on-Chip Architecture for gigascale Systems-on-Chip", IEEE Circuits and Systems Magazine, vol. 4, no. 2, pp. 18-31, 2004.
10. G. Brebner, D. Levi, "Networking on chip with platform FPGAs", in Proc. IEEE International Conference on Field-Programmable Technology, Dec. 2003, pp. 13-20.
11. T. Marescaux, A. Bartic, D. Verkest, S. Vernalde, R. Lauwereins, "Interconnection Networks Enable Fine-Grain Dynamic Multi-Tasking on FPGAs", in Proc. 12th International Conference Field-Programmable Logic and Applications, Sep. 2002, pp. 795-805.
12. B. Sethuraman, P. Bhattacharya, J. Khan, R. Vemuri, "LiPaR: A LightWeight Parallel Router for FPGA-based Networks-on-Chip", in Proc. ACM Great Lakes Symposium on VLSI, 2005, pp. 452-457.
13. T. Chen, R. Raghavan, J. Dale, E. Iwata, "Cell Broadband Engine Architecture and its first implementation", Nov. 29, 2005. http://www.ibm.com/developerworks/power/library/pa-cellperf/
14. Xilinx Inc. http://www.xilinx.com.
15. M.E. Beshai, E. A. Munter, "High Capacity ATM Switch", U.S. Patent 5745486, Apr. 28, 1998.